Abstract
In recent years, software managed cache systems are becoming widely used on parallel computing environments, because of its portability and applicability. However, cache managing costs on those systems are higher than hardware managed cache systems. Therefore, we estimate the cache managing cost of the cache system we have implemented on distributed shared memory system. As a coherence protocol, programmers of our system can select invalidating or updating. We estimate the cache managing costs for both protocols. As an example program, we use two application to evaluate our system, Gaussian elimination and sum total calculation. From the result, we can conclude that the cost of cache information management cannot be ignored for estimating software managed cache system.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
R. Bianchni, L. Kontothanassis, R. Pint, M. De Maria, M. Abud, and C L. Amorin. Hiding communication latency and coherence overhead in software dsms. In Proc. of the 7th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 198–209. ACM, 1996.
J.B. Carter, J.K. Bennet, and W. Zwaenepoel. Techniques for reducing consistency-related communication in distributed shared-memory systems. ACM Trans. on Computer Systems, 13(3):205–243, 1995.
Archibald J. and Baer J.-L. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Trans. Comp. Syst., 4(4):273–298, 1993.
D.J. Lilja. Cache coherence in large-scale shared-memory multiprocessors: Issues and comparisons. ACM Computing Surveys, 25(3), 1993.
F. Mounes-Toussi and D.J. Lilja. The potential of compile-time analysis to adapt the cache coherence enforcement strategy to the data sharing characteristics. IEEE Trans. on Parallel and Distributed Systems, 6(5):470–481, 1995.
T. Nanri, H. Sato, and M. Shimasaki. Using cache optimizing compiler for managing software cache on distributed shared memory system. In Proc. HPC Asia'97, 1997.
V.S. Pai, P. Ranganathan, S.V. Adve, and T. Harton. An evaluation of memory consistency models for shared-memory systems with ilp processors. SIGPLAN Not., 31(9):12–23,1996.
C.A. Prete. A trace-driven simulator for performance evaluation of cachebased multiprocessor systems. IEEE Trans. on Parallel and Distributed Systems, 6(9):915–929,1995.
J. Skeppstedt and P. Stenstrom. Using dataflow analysis techniques to reduce ownership overhead in cache coherence protocols. ACM Trans. on Programming Languages and Systems, 18(6):659–682, 1996.
J.E. Veenstra and R.J. Fowler. A performance evaluation of optimal hybrid cache coherency protocols. In Proc. of the 5th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 149–157. ACM, 1992.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nanri, T., Sato, H., Shimasaki, M. (1997). Cost estimation of coherence protocols of software managed cache on distributed shared memory system. In: Polychronopoulos, C., Joe, K., Araki, K., Amamiya, M. (eds) High Performance Computing. ISHPC 1997. Lecture Notes in Computer Science, vol 1336. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024228
Download citation
DOI: https://doi.org/10.1007/BFb0024228
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63766-0
Online ISBN: 978-3-540-69644-5
eBook Packages: Springer Book Archive