Abstract
Application studies in the domain of image and video processing indicate that between 50 and 80% of the area cost in (applicationspecific) architectures for multi-dimensional (M-D) signal processing is due to memory units. This is true for both single-processor and weakly parallel processor realizations. This paper has two main contributions. First, to reduce this dominant cost, we propose to address the system-level storage organization for the M-D signals as a first step in the overall methodology to map these applications. Secondly, we will demonstrate the usefulness of this novel approach based on a realistic image processing test-vehicle, namely a cavity detection algorithm. The novel design results for this relevant application are useful as such.
This research was partly sponsored by the JESSI AC75 project of the EC
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
S.Amarasinghe, J.Anderson, M.Lam, and C.Tseng, “The SUIF compiler for scalable parallel machines”, in Proc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing, 1995.
U.Banerjee, R.Eigenmann, A.Nicolau, D.Padua, “Automatic program parallelisation”, Proc. of the IEEE, invited paper, Vol.81, No.2, Feb. 1993.
M.Bister, Y.Taeymans, J.Cornelis, “Automatic Segmentation of Cardiac MR Images”, Computers in Cardiology, IEEE Computer Society Press, pp.215–218, 1989.
T-S.Chen, J-P.Sheu, “Communication-free data allocation techniques for parallelizing compilers on multicomputers”, IEEE Trans. on Parallel and Distributed Systems, Vol. 5, No.9, pp. 924–938, Sep. 1994.
Y-Y.Chen, Y-C.Hsu, C-T.King, “MULTIPAR: behavioral partition for synthesizing multiprocessor architectures”, IEEE Trans. on VLSI Systems, Vol. 2, No.1, pp. 21–32, March 1994.
M.Cierniak, W.Li, “Unifying Data and Control Transformations for Distributed Shared-Memory Machines”, Proc. of the SIGPLAN'95 Conf. on Programming Language Design and Implementation, La Jolla, pp.205–217, Feb. 1995.
A.Darte, T.Risset, Y.Robert, “Loop nest scheduling and transformations”, in Environments and Tools for Parallel Scientific Computing, J. J.Dongarra et al. (eds.), Advances in Parallel Computing 6, North Holland, Amsterdam, pp. 309–332, 1993.
H.De Man, F.Catthoor, G.Goossens, J.Vanhoof, J.Van Meerbergen, S.Note, J.Huisken, “Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms”, Proc. of the IEEE, special issue on “The future of computeraided Design”, Vol. 78, No.2, pp. 319–335, Feb. 1990.
C.Eisenbeis, W.Jalby, D.Windheiser, F.Bodin, “A Strategy for Array Management in Local Memory”, Proc. of the 4th Workshop on Languages and Compilers for Parallel Computing, Aug. 1991.
K.Konstantinides, R.Kaneshiro, J.Tani, “Task allocation and scheduling models for multi-processor digital signal processing”, IEEE Trans. on Acoustics, Speech and Signal Processing, Vol. ASSP-38, No.12, pp. 2151–2161, Dec. 1990.
D.Lilja, “The impact of parallel loop scheduling strategies on prefetching in a shared memory multi-processor”, IEEE Trans. on Parallel and Distributed Systems, Vol. 5, No.6, pp. 573–584, June 1994.
P.Lippens, J.van Meerbergen, W.Verhaegh, A.van der Werf, “Allocation of multiport memories for hierarchical data streams”, Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, Nov. 1993.
K.McKinley, M.Hall, T.Harvey, K.Kennedy, N.McIntosh, J.Oldham, M.Paleczny, and G.Roth, “Experiences using the ParaScope editor: an interactive parallel programming tool”, in 4th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, San Diego, USA, May 1993.
L.Nachtergaele, F.Catthoor, F.Balasa, F.Franssen, E.De Greef, H.Samsom, H.De Man, “Optimisation of memory organisation and hierarchy for decreased size and power in video and image processing systems”, Proc. Intnl. Workshop on Memory Technology, Design and Testing, San Jose CA, pp.82–87, Aug. 1995.
C.Polychronopoulos, “Compiler optimizations for enhancing parallelism and their impact on the architecture design”, IEEE Trans. on Computers, Vol. 37, No.8, pp. 991–1004, Aug. 1988.
L.Ramachandran, D.Gajski, V.Chaiyakul, “An algorithm for array variable clustering”, Proc. 5th ACM/IEEE Europ. Design and Test Conf., Paris, France, pp.262–266, Feb. 1994.
M.Schwiegershausen, M.Schönfeld and P.Pirsch, “Mapping complex image processing algorithms onto heterogeneous multi-processors regarding architecture dependent performance parameters”, Intnl. Workshop on Algorithms and Parallel VLSI Architectures, Leuven, Belgium, August 1994. Also in “Algorithms and Parallel VLSI Architectures III” (eds. M.Moonen, F.Catthoor), Elsevier, 1995.
J.Vanhoof, I.Bolsens, H.De Man, “Compiling multi-dimensional data streams into distributed DSP ASIC memory”, Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, pp.272–275, Nov. 1991.
M.van Swaaij, F.Franssen, F.Catthoor, H.De Man, “Automating high-level control flow transformations for DSP memory management”, Proc. IEEE workshop on VLSI signal processing, Napa Valley CA, Oct. 1992. Also in VLSI Signal Processing V, K.Yao, R.Jain, W.Przytula (eds.), IEEE Press, New York, pp.397-406, 1992.
M.Wolfe, U.Banerjee, “Data Dependence and its Application to Parallel Processing”, Int. J. of Parallel Programming, Vol. 16, No. 2, pp. 137–178, 1987.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Danckaert, K., Catthoor, F., De Man, H. (1996). System-level memory management for weakly parallel image processing. In: Bougé, L., Fraigniaud, P., Mignotte, A., Robert, Y. (eds) Euro-Par'96 Parallel Processing. Euro-Par 1996. Lecture Notes in Computer Science, vol 1124. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024705
Download citation
DOI: https://doi.org/10.1007/BFb0024705
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61627-6
Online ISBN: 978-3-540-70636-6
eBook Packages: Springer Book Archive