Abstract
A combination of multithreading with prefetching allows increased efficiency of large-scale multiprocessors. In this paper, we evaluate two prefetching techniques in multi-threaded architectures: switch-on-prefetch and run-on-prefetch. We present two basic analytical models of multithreading with prefetching, which allow rough performance prediction on the first stages of top-down system design. The first model is the first-order approximation for efficiency of multi-threaded architectures with prefetching. The second model is a queuing network of the architecture.
This work is partially supported by the Swedish National Board for Industrial Development, NUTEK.
The author is supported by a scholarship from the Wenner-Gren Center Foundation for Scientific Resarch.
Chapter PDF
References
Agarwal A.: Performance Tradeoffs in Multithreaded Processors. IEEE Transactions on Parallel and Distributed Systems. 3(5) (1992) 525–539
Baskett F., Chandy K.M., Muntz R.R., Palacios F.G.: Open, Closed, and Mixed Networks of Queues with Different Classes of Customers. J. of the ACM. 22(2) (1975) 248–260
Boothe B., Ranade A.: Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors. Proc. of the 19th Int. Symp. on Comp. Arch. (1992) 241–223
Cao P., Feiten E.W., Karlin A.R., Li K.: Implementation and Performance of Integrated Application-Controlled Caching, Prefetching and Disk Scheduling. Tech. Rep. CS-TR-493-95, Dept. of Comp. Science., Princeton University, Princeton, NJ. (1995)
Chen T.-F.: Data Prefetching for High-Performance Processors. Ph.D. dissertation, UWCSE-93-07-01, Dept. of Comp. Sci. and Eng., Uni. of Washington, Seattle, WA (1993)
Gupta A., et al.: Comparative Evaluation of Latency Reducing and Tolerating Techniques. Proc. of the 18th Int. Symp. on Computer Architecture. (1991) 254–533
Jain R.: The Art of Computer Systems Performance Analysis. Wiley & Sons, Inc. (1991)
Mowry T.C., Lam M.S., Gupta A.: Design and Evaluation of a Compiler Algorithm for Prefetching. Proc. of the 5th Int. Conf. on Architectural Support for Programming Languages and Operation Systems. (1992) 62–73
Nemawarkar S. S., Govindarajan R., Gao G.R., Agarwal V.K.: Analysis of Multithreaded Multiprocessors with Distributed Shared Memory. Proc. of the 5th Int. Symp. on Parallel and Distributed Processing. (1993)
Reiser M., Lavenberg S.S.: Mean-Value Analysis of Closed Multichain Queuing Networks. Journal of the ACM. 27(2) (1980) 313–322
Saavedra-Barrera R. H., Culler D. E., von Eicken T.: Analysis of Multithreaded Architectures for Parallel Computing. Proc. of the 2nd Ann. ACM Symp. on Parallel Algorithms and Architectures. (1990) 169–178
Vlassov V., Ahmed H., Thorelli L.-E., Ayani R.: A Simulation Platform for Multi-Threaded Architectures. Proc. of the 4th Int. Workshop MASCOTS'96. (1996) 103–108
Vlassov V: Performance Evaluation of Multithreaded Architectures with Data Prefetching. Tech. Rep. TRITA-IT-R 96:05. Dept. of Teleinf., KTH, Stockholm. (1996)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Vlassov, V., Thorelli, LE. (1996). Analytical models of multithreading with data prefetching. In: Bougé, L., Fraigniaud, P., Mignotte, A., Robert, Y. (eds) Euro-Par'96 Parallel Processing. Euro-Par 1996. Lecture Notes in Computer Science, vol 1124. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024768
Download citation
DOI: https://doi.org/10.1007/BFb0024768
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61627-6
Online ISBN: 978-3-540-70636-6
eBook Packages: Springer Book Archive