Skip to main content
SpringerLink
Log in

SP2 architecture and performance

  • Conference paper
  • First Online:
Parallel Scientific Computing (PARA 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 879))

Included in the following conference series:

Abstract

On April 6, 1994 IBM launched the second member of the family of Scalable POWERparallel Systems, the IBM 9076 SP2. It incorporates the enhanced version of IBM's RISC architecture called POWER2. Additional hardware improvements include new High Performance Switch Adapters that bring substantial improvements in bandwidth. Software for systems management is also enhanced. A long list of parallelized applications will contribute to make the system attractive also in industrial research and development. Some early benchmark results are also reported.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. IBM 9076 SP1 General Information Manual, IBM Form no. GH26-7219

    Google Scholar 

  2. IBM RISC System/6000 Technology, IBM Form no. SA23-2619

    Google Scholar 

  3. PowerPC and POWER2 — Technical Aspects of the New IBM RISC System/6000, IBM Form No. SA23-2737

    Google Scholar 

  4. C. Stunkel, D. Shea, and B. Abali, Architecture and Implementation of Vulcan, Proceedings of the 8th International Parallel Processing Symposium, Cancun, Mexico, April 1994.

    Google Scholar 

  5. C. Stunkel, D. Shea, D. Grice, P. Hochschild, and M. Tsao, The SP1 High-Performance Switch, Proceedings of the Scalable High Performance Computing Conference, Knoxville, TN, May 1994.

    Google Scholar 

  6. W. Gropp (Ed.), Early Experiences with the IBM SP1 and the High Performance Switch, ANL-93/41, Argonne, IL.

    Google Scholar 

  7. D. Bailey, E. Barszcz, L. Dagum, and H. Simon, NAS Parallel Benchmark Results 3-94, available electronically as http://www.nas.nasa.gov /RNR/Parallel/NPB/results_3_94. html

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IBM, Sweden

    Carl G. Tengwall

Authors
  1. Carl G. Tengwall
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Jack Dongarra Jerzy Waśniewski

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Tengwall, C.G. (1994). SP2 architecture and performance. In: Dongarra, J., Waśniewski, J. (eds) Parallel Scientific Computing. PARA 1994. Lecture Notes in Computer Science, vol 879. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0030175

Download citation

  • DOI: https://doi.org/10.1007/BFb0030175

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58712-5

  • Online ISBN: 978-3-540-49050-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation