Abstract
An analog CMOS implementation of a Cellular Neural Network with modifiable cloning templates is proposed. One of the most important difficulties to hardware implement neural networks is their topological complexity which implies a high number of interconnections among cells. Nevertheless, as in cellular neural network each cell is only connected to its neighbour cells, their hardware implementation is easier. Even though the reduced connectivity of cellular neural networks, they are suitable for different tasks in the domain of image processing. For each particular application, the cloning templates that characterise the cellular network have to be changed. The circuit here presented allows the online modification of cloning templates, and is integrable using a conventional CMOS process. Some simulation results of the designed circuits are also presented.
Preview
Unable to display preview. Download preview PDF.
References
BULT, K.; WALLINGA, H.: "A Class of Analog CMOS Circuits Based on the Square-Law Characteristic of an Mos Transistor in Saturation", IEEE Journal of Solid-State Circuits, Vol.SC-22, No.3, pp.357–364, June 1987.
CHUA, L.O.; YANG, L.: "Cellular Neural Networks: Theory", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1257–1272, Oct. 1988.
CHUA, L.O.; YANG, L.: "Cellular Neural Networks: Applications", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1273–1289, Oct.1988.
FRÜHAUF,N.; LÜDER,E.: "Realization of CNNs by optical parallel processing with spatial light valves", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 281–290, Budapest, 16–19 Dec. 1990.
HALOHEN,K.; PORRA,V.; ROSKA,T.; CHUA,L.O.: "VLSI Implementation of a Reconfigurable cellular Neural Network", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 206–215, Budapest, 16–19 Dec. 1990.
HARRER,H.; SCHULER,A.; AMELUNXEN,E.: "Comparison of Different Numerical Integration Methods for Simulating Cellular Neural Networks", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 151–159, Budapest, 16–19 Dec. 1990.
KOHONEN,T.: Self-Organization and Associative Memories, Springer-Verlag, 3rd. Edt., 1989.
MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.; LLORIS,A.: "CMOS design of a neural network model". Abstracts of EUROCAST'89, International Workshop on Computer Aided Systems Theory. Canary Islands (Spain). Feb. 26-Mar. 1. pp.119–124. 1989.
MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.: A new type of hierarchical neural-like network. Representation. Proceedings of the IEEE Celular Neural Networks & Applications International Workshop. Budapest, 17–19. IEEE Cat. No. 90TH0312-9; pp. 302–313. Dec. 1990.
MATSUMOTO, T., CHUA, L.O.; SUZUKI, H.: "CNN Cloning Template: Connected Component Detector", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.633–635, May 1990.
MATSUMOTO, T., CHUA, L.O.; FURUKAWA, R.: "CNN Cloning Template: Hole-Filler" IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.635–638, May 1990.
MATSUMOTO, T., CHUA, L.O.; YOKOHAMA, T.: "Image Thinning with a Cellular Neural Network", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.638–640, May 1990.
ORTEGA,J.; LLORIS,A.; PRIETO,A.: "Aplicación de una nueva transformada a la comprobación de circuitos digitales". Monografías del Departamento de Electrónica Univ. de Granada, no. 17. Dep. L.GR-1790-90. ISBN 84-600-7580-X. 1990.
PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: "Hardware implementation of a neuron model". Proceedings of the 8th International Symposium Applied Informatics. IASTED. Innsbruck (Austria). Acta-Press (USA) (ISBN 0-88986-142-0) pp.262–264. February 20–23, 1990.
PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: "A new computational element for neural networks". Proceedings of the 4th International Symposium on Knowledge Engineering. Barcelona (Spain). pp. 247–250. May 9–11, 1990.
PELAYO,F.J; PRIETO,A.; FERNANDEZ,F.J: Desarrollo de circuitos integrados en modo de corriente con tecnología CMOS. Comunicaciones de la V Escuela de Microelectrónica. (Real Sociedad de Física-Dto. de Electrónica Univ. de Granada). Serv. Publ. Un. Gr., pp.285–292 (ISBN-84-338-1172-X). 1990.
PELAYO; A.PRIETO; B.PINO; MARTIN-SMITH,P.: "Analog VLSI implementation of a neural network with competitive learning", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 197–205, Budapest, 16–19 Dec. 1990.
PELAYO,F.J.; PRIETO,A.; LLORIS,A.: "Characterisation and Design of Hybrid-Mode CMOS Circuits". International Journal of Electronics. (accepted).
PRIETO, A.; MARTIN-SMITH, P.; MERELO, J.J.; PELAYO, F.J.; ORTEGA, J.; FERNANDEZ, F.J.; PINO, B.: "Simulation and hardware implementation of competitive learning neural networks" In: "Statistical Mechanics Neural Networks", Lectures Notes in Physics 368. pp.189–204. Springer-Verlag. 1990.
RAMACHER,U.: "The VLSI kernel of neural algorithms", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 185–196, Budapest, 16–19 Dec. 1990.
RODRÍGUEZ-VÁZQUEZ,A.; DOMÍNGUEZ-CASTRO,R.; HUERTAS,J.L.: "Accurate Design of Analog CNN in CMOS Digital Technologies", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.273–280, Budapest, 16–19 Dec. 1990.
ROSKA,T.; BÁRTFAI,G.; SZOLGAY,P.; RADVÁNYI,A.; KOZEK,T.; UGRAY,ZS.: "A Hardware Accelerator Board for Cellular Neural Networks: CNN-HAC", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 160–168, Budapest, 16–19 Dec. 1990.
SPAANENBURG,L.; DEHAAN,P.E.; NEUBER,S.; NIJHUIS,J.A.G.; SIGGELKOW,A.J.: "ASIC-Based development of Celular neural Networks", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.177–184, Budapest, 16–19 Dec. 1990.
VARRIENTOS,J.E.; RAMÍREZ-ANGULO,J.; SÁNCHEZ-SINENCIO,E.: "cellular Neural Networks Implementation: a Current-mode Approach", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 226–225, Budapest, 16–19 Dec. 1990.
YANG,L. et al.: "VLSI Implementation of Celular Neural Networks", Proceedings of IEEE ISCAS' 90, pp.2425–2427, 1990.
WERBOS, P.J.: "An Overview of Neural Networks for Control". IEEE Control Systems, Vol.11, No.1, pp.40–41, Jan.1991.
WILSON, B.: "Recent developments in current conveyors and current-mode circuits", IEE Proceedings, Vol.137, Pt.G., No.2, pp.64–77, April 1990.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Anguita, M., Prieto, A., Pelayo, F.J., Ortega, J., Diaz, A. (1991). Cmos implementation of a cellular neural network with dynamically alterable cloning templates. In: Prieto, A. (eds) Artificial Neural Networks. IWANN 1991. Lecture Notes in Computer Science, vol 540. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0035902
Download citation
DOI: https://doi.org/10.1007/BFb0035902
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-54537-8
Online ISBN: 978-3-540-38460-1
eBook Packages: Springer Book Archive