Abstract
Many researchers have proposed the linear array as a suitable structure for implementing digital neural network hardware. The Toroidal Neural Processor (TNP) is one such architecture.
This paper reports recent research results from the TNP program. It details
-
the latest developments in the architecture focusing on the features that support highly pipelined processing
-
describes the performance achieved by TNP for a wide range of training algorithms.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
J.J. Hopfield, ‘Neural Network and Physical Systems with Emergent Collective Computational Capabilities', Proceedings National Academy of Science USA, pp 2554–2558, 1982.
P.D. Wasserman, ‘Neural Computing Theory and Practice: Bidirectional Associative Memories', Ch 7 pp 113–125, Van-Nostrand Reinhold, 1989.
D.E. Rummelhart, J.L. Mc Clelland, ‘Parallel Distributed Processing (PDP)’ Vol. 1, Ch 8, MIT Press, 1986.
G.A. Carpenter, S. Grossberg, ‘Neural Dynamics of Category Learning and Recognition: Attention, Memory Consolidation and Amnesia' in J. Davis, R. Newburgh and E. Wegman (Eds), ‘Brain Structure Learning and Memory', AAAS Symposium Series 1986.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jones, S. (1991). Toroidal neural network processor: Multiple learning algorithm support. In: Prieto, A. (eds) Artificial Neural Networks. IWANN 1991. Lecture Notes in Computer Science, vol 540. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0035906
Download citation
DOI: https://doi.org/10.1007/BFb0035906
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-54537-8
Online ISBN: 978-3-540-38460-1
eBook Packages: Springer Book Archive