Abstract
A method for managing reconfigurable designs, which supports run-time configuration transformation, is proposed. This method involves structuring the reconfiguration manager into three components: a monitor, a loader, and a configuration store. Various trade-offs can be achieved in reconfiguration time, the optimality of the reconfigured circuits, and the complexity of the reconfiguration manager. We consider methods of reconfiguration and ways of exploiting run-time information available at compile time, and study their impact on design trade-offs. The proposed techniques, implementable in hardware or software, are supported by our tools and can be applied to both partially and non-partially reconfigurable devices. We describe the combined and the partitioned reconfiguration methods, and use them to illustrate the techniques and the associated trade-offs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
G. Brebner, “A virtual hardware operating system for the Xilinx 6200”, in Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, LNCS 1142, Springer, 1996.
J. Burns et. al., “A dynamic reconfiguration run-time system”, in Proc. FCCM97, IEEE Computer Society Press, 1997.
S. Cadambi et. al., “Managing pipeline-reconfigurable FPGAs”, in Proc. FPGA98, ACM Press, 1998.
E. Lechner and S.A. Guccione, “The Java environment for reconfigurable computing”, in Field Programmable Logic and Applications, LNCS 1304, Springer, 1997.
W. Luk, S. Guo, N. Shirazi and N. Zhuang, “A framework for developing parametrised FPGA libraries”, in Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, LNCS 1142, Springer, 1996.
W. Luk, N. Shirazi and P.Y.K. Cheung, “Modelling and optimising run-time reconfigurable systems”, in Proc. FCCM96, IEEE Computer Society Press, 1996.
W. Luk, N. Shirazi and P.Y.K. Cheung, “Compilation tools for run-time reconfigurable designs”, in Proc. FCCM97, IEEE Computer Society Press, 1997.
P. Lysaght, “Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic”, in Field Programmable Logic and Applications, LNCS 1304, Springer, 1997.
N. Shirazi, W. Luk and P.Y.K. Cheung, “Automating production of run-time reconfigurable designs”, in Proc. FCCM98, IEEE Computer Society Press, 1998.
M.J. Wirthlin and B.L. Hutchings, “A dynamic instruction set computer”, in Proc. FCCM95, IEEE Computer Society Press, 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shirazi, N., Luk, W., Cheung, P.Y.K. (1998). Run-time management of dynamically reconfigurable designs. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055233
Download citation
DOI: https://doi.org/10.1007/BFb0055233
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive