Skip to main content
SpringerLink
Log in

JVX — A rapid prototyping system based on Java and FPGAs

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications From FPGAs to Computing Paradigm (FPL 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1482))

Included in the following conference series:

Abstract

The paper describes the JVX system which combines hardware/software codesign aspects with rapid prototyping techniques. Applications for embedded systems written in Java are translated into a VHDL description. The hardware platform of the JVX system consists of FPGAs facilitating the execution of the synthesized VHDL code, and the communication with the interpreted Java byte code via a PCI interface. The JVX system enables the generated hardware parts and corresponding Java byte code of an application to be mutually exchanged allowing the developer to find a good tradeoff between the hardware costs and performance requirements.

We would like to thank Prof. Dr. Klaus Buchenrieder, Christian Veith, Andreas Pyttel, Dr. Rainer Kress, and Viktor Preis from Siemens AG ME ZT 5 for their support, and their helpful comments.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. AMCC. PCI Matchmaker Developer's Kit Technical Reference Manual. Applied Micro Circuits Corporation, 1996.

    Google Scholar 

  2. W. Baker. Application of the synchronous/reactive model to the vhdl language. Technical report, U. C. Berkeley, 1993.

    Google Scholar 

  3. Berry, G.; Corunné, P.; Gonthier, G. The synchronous approach to reactive and real time systems. 79. IEEE Proceedings, September 1991.

    Google Scholar 

  4. Brenner, Th.; Ernst, R.; Könenkamp, I.; Schüler, P.; Schaub, H.-C. A prototyping system for verification and evaluation in hardware-software cosynthesis. Internet — WWW http://sueton.ida-ing.tu-bs.de/cosyma/cosyma/cosyma.html, Institut für Datenverarbeitungsanlagen, Technische UniversitÄt Braunschweig, 1996.

    Google Scholar 

  5. J.T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model. PhD thesis, U.C. Berkeley, 1993.

    Google Scholar 

  6. Buck, J.T.; Ha, S.; Lee, E.A.; Messerschmitt, D.G. Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, special issue on Simulation Software development, Januar 1990.

    Google Scholar 

  7. Druzinski, D.; Harel, D. Using statecharts for hardware description and synthesis. IEEE Transactions on Computer-Aided Design, Juli 1989. 8(7).

    Google Scholar 

  8. David Engberg. Guavac home page. Internet — http://HTTP.CS.Berkeley.-EDU/~engberg/guavac/, 1997.

    Google Scholar 

  9. Puggetta, A., Ghezzi, C. et. al. Formal data flow diagrams. IEEE Transaction of Software Engineering, 1986.

    Google Scholar 

  10. Gupta, Rajesh K.; De Micheli, Giovanni. Hardware-software cosynthesis for digital systems. IEEE Design & Test of Computers, 10(3):29–41, September 1993.

    Article  Google Scholar 

  11. Henkel, Jörg; Ernst, Rolf; Ye, Wei; Trawny, Michael; Brenner, Thomas. Cosyma: ein system zur hardware/software co-synthese. Internet — WWW http://sueton.ida-ing.tu-bs.de/cosyma/cosyma/cosyma.html, Institut für Datenverarbeitungsanlagen, Technische UniversitÄt Braunschweig, 1997.

    Google Scholar 

  12. Kalavade, A.; Lee, E.A. A hardware-software codesign methodology for dsp applications. IEEE Design and Test of Computers, 10(3):16–28, September 1993.

    Article  Google Scholar 

  13. Lagnese, E. Dirkes; Thomas, D.E. Architectural partitioning for system level design. In ACM/IEEE DAC, 26th, pages 62–67, 1989.

    Google Scholar 

  14. Robert Macketanz. Hard-und Softwarebasiertes Simulationssystem für Applikationen in hochsprachlicher Beschreibung. Master's thesis, Technische UniversitÄt München, Lehrstuhl für Rechnertechnik und Rechnerorganisation/Parallelrechner, 1997.

    Google Scholar 

  15. Stefan Micko. Entwicklung einer Plattform zur Co-Emulation von Hardware/Software-Systemen. Master's thesis, Technische UniversitÄt München, Lehrstuhl für Rechnergestütztes Entwerfen, 1997.

    Google Scholar 

  16. POLIS. POLIS Files. Internet — WWW http://www-cad.eecs.berkeley.edu/Respep/Research/hsc/polis_files.html, 1995–1997.

    Google Scholar 

  17. T. Lindholm, F. Yellin. The Java Virtual Machine Specification. The Java Series. Addison-Wesley Longman, Inc, first edition, 1997.

    Google Scholar 

  18. Van Rompaey, Karl; Verkest, Dirk; Bolsens, Ivo; De man, Hugo. Coware — a design environment for heterogeneous hardware/software systems. Number 0-89791-848 in 7/96. EURO-DAC '96 with EURO-VHDL '96, 1997.

    Google Scholar 

  19. VCC. Virtual computer company homepage. Internet — http://www.vcc.com/, 1997.

    Google Scholar 

  20. Tim J. Wilkinson. Kaffe, a jit and interpreting virtual machine to run java(tm)* code. Internet — http://www.kaffe.org/, 1997.

    Google Scholar 

  21. Xilinx. The Programmable Logic Data Book. Xilinx Inc., San Jose, California, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Lehr- und Forschungseinheit Informatik X Rechnertechnik und Rechnerorganisation (LRR-TUM), Institut für Informatik der Technischen UniversitÄt München, Arcisstr. 21, D-80290, München, Germany

    Robert Macketanz & Wolfgang Karl

Authors
  1. Robert Macketanz
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wolfgang Karl
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Reiner W. Hartenstein Andres Keevallik

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Macketanz, R., Karl, W. (1998). JVX — A rapid prototyping system based on Java and FPGAs. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055237

Download citation

  • DOI: https://doi.org/10.1007/BFb0055237

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64948-9

  • Online ISBN: 978-3-540-68066-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation