Skip to main content

Prototyping new ILP architectures using FPGAs

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications From FPGAs to Computing Paradigm (FPL 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1482))

Included in the following conference series:

  • 313 Accesses

Abstract

We are developing a set of custom computer applications coupled with FPGAs and other physical hardware that can be used to emulate an entire processor with monitor functions. This environment provides a working processor research platform complete with operational software that will allow productive computer architecture research to be conducted at both the upper division undergraduate level and at the graduate theses level. The focus of the research component is to devise and test Instruction Level Parallelism (ILP) techniques and mechanisms. The rapid-prototyping platform developed for this effort can be used for several upper division computer architecture and microprocessor courses. The ideas we develop are to be incorporated into the microprocessor and computer architecture curriculum. To implement this system, we have developed a set of VHDL modules to allow for control and monitoring of the processor, a basic operating system with a set of test applications, and a reconfigurable assembler as well as utility and interface applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Altera, 1996 Data Book. San Jose, Altera, 1996

    Google Scholar 

  2. Berkeley Reconfigurable Architecture, Systems and Software Group. http://HTTP.CS.Berkeley.EDU/Research/Projects/brass/

    Google Scholar 

  3. Don Bouldin, et.al. “Report of the 1993 Workshop on Rapid Prototyping of Microelectronic Systems for Universities”, Computer Architecture News, June 1994, pp. 19–26

    Google Scholar 

  4. BYU Electrical Engineering's Configurable Computing Laboratory. http://splish.ee.byu.edu/

    Google Scholar 

  5. Christian Iseli and Eduardo Sanchez, “Spyder: A Reconfigurable VLIW Processor using FPGAs”, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 17–24

    Google Scholar 

  6. Hemme, Brian. “An Expandable Computer Architecture Research Platform” Thesis California Polytechnic State University, San Luis Obispo, CA 1998.

    Google Scholar 

  7. J. L. Hennessy and D. A. Patterson, “Computer Architecture — A quantitative Approach.” 2nd Edition, Morgan Kaufmann Publishers, Inc., 1995.

    Google Scholar 

  8. Reconfigurable Architecture Group at Glasgow Scotland. http://www.dcs.gla.ac.uk/research/fpga/

    Google Scholar 

  9. J. Shetler and S. Butner, “Multiple Stream Execution on the DART Processor”, 1991 Int.Conf. on Parallel Processing, August 1991, pp. I92–I96

    Google Scholar 

  10. Joy Shetler, “Mentoring Graduate and Undergraduate Students in Microelectronic Systems Architecture Education and Research”, 1997 ASEE/IEEE Frontiers in Engineering Conference Proceedings, Session F2B.4, CD-ROM

    Google Scholar 

  11. D. Wall, “Limits of Instruction-Level Parallelism”, Proc. of the 4th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, April 1991, pp. 176–188

    Google Scholar 

  12. Yang, Chia. “A Multi Context Uniprocessor: Another Multithreaded Architecture.” Thesis California Polytechnic State University, San Luis Obispo, CA 1997.

    Google Scholar 

Download references

Authors

Editor information

Reiner W. Hartenstein Andres Keevallik

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shetler, J., Hemme, B., Yang, C., Hinsz, C. (1998). Prototyping new ILP architectures using FPGAs. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055238

Download citation

  • DOI: https://doi.org/10.1007/BFb0055238

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64948-9

  • Online ISBN: 978-3-540-68066-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics