Abstract
The configurable logic cells of the SRAM-based FPGA are mainly described as an interconnection of functional logic module. In this paper, we state that the stuck-at fault model can be used on such a description when multiplexer-based module are under consideration. To validate this assumption, the following step are realized. A test sequence is generated for the functional description assuming a stuck-at fault model of the input/output. The test sequence is applied, on a logic gate implementation assuming a stuck-at fault model of the gates nodes and then, on a transmission gate implementation assuming a short fault model. In the both case the fault coverage is 100%.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Reference
S.D.Brown, R.J.Francis, J.Rose, S.G.Vranesic: Field Programmable Gate Arrays, Kluwer Academic Publishers, 1992.
S.M.Trimberger (ed): Field Programmable Gate Array Technology, Kluwer Academic Publishers, 1994.
M. Renovell, J.M. Portal, J. Figueras and Y. Zorian: Testing the Interconnect of RAM-Based FPGAs, IEEE Design & Test of Computer, Vol.15, nℴ1, Jan–March 1998, pp. 45–50.
C. Jordan and W.P. Marnane: Incoming Inspection of FPGAs, Proc. of IEEE European Test Conference, pp. 371–377, 1993.
T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira and T. Okamoto: Universal Test Complexity of Field-Programmable Gate Arrays, 4th Asian Test Symposium, pp. 259–265, Bangalora, November 1995, India.
W.K. Huang and F. Lombardi: An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays, 14th IEEE VLSI Test Symposium, pp. 450–455, Princeton, NJ, USA, May 1996.
C. Stroud, P. Chen, S. Konala, M. Abramovici: Evaluation of FPGA Ressources for Built-in Self Test of Programmable Logic Blocks, Proc. of 4th ACM/SIGDA Int. Symposium on FPGAs, pp. 107–113, 1996.
F. Lombardi, D. Ashen, X.T. Chen, W.K. Huang: Diagnosing Programmable Interconnect Systems for FPGAs, FPGA'96, pp. 100–106, Monterey CA, USA, 1996.
W.K. Huang, F.J. Meyer, N. Park and F. Lombardi: Testing Memory Modules in SRAM-based Configurable FPGAs, IEEE International Workshop on Memory Technology, Design and Test, August, 1997.
R.O. Durate and M. Nicolaidis: A test methodology applied to cellular logic programmable gate arrays, in R.W. Hartenstein and M.Z. Servit (eds), Lecture Notes in Computer Science, Field Programmable Logic, Springer-Verlag, pp. 11–22, 1994.
T. Liu, W.K. Huang, F. Lombardi: Testing of Uncustomized Segmented Channel FPGAs, Proc. of ACM Int. Symp. on FPGAs, pp. 125–131, 1995.
M. Renovell, J.M. Portal, J. Figueras and Y. Zorian: Testing the Configurable Logic of RAM-based FPGA, IEEE Int. Conf. on Design, Automation and Test in Europe, pp.82–88, Paris, France, Feb 1998.
Xilinx: The Programmable Logic Data Book, San Jose, USA, 1994.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Renovell, M., Portal, J.M., Figueras, J., Zorian, Y. (1998). SRAM-based FPGAs: A fault model for the configurable logic modules. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055241
Download citation
DOI: https://doi.org/10.1007/BFb0055241
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive