Abstract
In evolutionary computation, evolutionary operations are applied to a large number of individuals (genes) repeatedly. The computation can be pipelined (evolutionary operators) and parallelized (a large number of individuals) by dedicated hardwares, and high performance are expected. However, details of the operators depend on given problems and vary considerably. Systems with field programmable gate arrays can be reconfigured and realize the most suitable circuits for given problems. In this paper, we show that a hardware system with two FPGAs and SRAMs can achieve 50∼130 times of speedup compared with a workstation (200MHz) in some evolutionary computation problems. With a larger system, we believe that we can realize more than 10 thousands of speedup.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S. D. Scott, A. Samal and S Seth, “HGA: A Hardware-Based Genetic Algorithm”, Int. Symposium on Field-Programmable Gate Array, 1995, pp.53–59.
P. Graham and B. Nelson, “Genetic Algorithm In Software and In Hardware — A Performance Analysis of Workstation and Custom Computing Machine Implementations”, FPGAs for Custom Computing Machines, 1996 pp.216–225.
D.E. Goldberg, “Genetic Algorithms in Search, Optimization and Machine Learning”, Addison-Wesley, 1989.
D. A. Buell, J.M. Arnold and W.J. Klenfelder, “Splash2: FPGAs in a Custom Computing Machine”, IEEE Computer Society Press, 1996.
D.E. Goldberg, and K. Deb, “A Comparative Analysis of Selection Schemes Used in Genetic Algorithms” 1991, pp.69–93
V.S. Gordon and D. Whitley, “Serial and Parallel Genetic Algorithms as Function Optimizer”, Fifth International Conference on Genetic Algorithms 1993 pp177–190.
K. Lindgren, “Evolutionary Phenomena in Simple Dynamics”, Artificial Life II, pp.295–312, 1991.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Maruyama, T., Funatsu, T., Hoshino, T. (1998). A field-programmable gate-array system for evolutionary computation. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055263
Download citation
DOI: https://doi.org/10.1007/BFb0055263
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive