Abstract
In this paper, we present a methodology to improve hardware cache utilization by program transformations so as to achieve lower power requirements for real-time multimedia applications. Our methodology is targeted towards embedded parallel multimedia and DSP processors. This methodology takes into account many program parameters like the locality of data, size of data structures, access structures of large array variables, regularity of loop nests and the size and type of cache with the objective of improving cache performance for lower power. Experiments on real life demonstrators illustrate the fact that our methodology is able to achieve significant gain in power requirements while meeting all other system constraints. We also present some results about software controlled caches and give a comparison between both the types of caches and an insight about where the largest gains lie.
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
J.Anderson, S.Amarasinghe, M.Lam, “Data and computation transformations for multiprocessors”, in 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp.39–50, August 1995.
V. Bhaskaran and K. Konstantinides, “Image and video compression standards: Algorithms and Architectures”, Kluwer Academic publishers, Boston, MA, 1995.
R.W.Broderson, “The network computer and its future”, Proc. IEEE Int. Solid-State Circuits Conf.,San Francisco, CA, pp.32–36, Feb.1997.
K.Danckaert, F.Catthoor and H.De Man, “System-level memory management for weakly parallel image processing”, In proc. EUROPAR-96, Lecture notes in computer science series, vol. 1124, Lyon, Aug 1996.
E.De Greef, F.Catthoor, H.De Man, “Program transformation strategies for reduced power and memory size in pseudo-regular multimedia applications”, accepted for publication in IEEE Trans. on Circuits and Systems for Video Technology, 1998.
E.De Greef, F.Catthoor, H.De Man, “Memory Size Reduction through Storage Order Optimization for Embedded Parallel Multimedia Applications”, Intnl. Parallel Proc. Symp.(IPPS) in Proc. Workshop on “Parallel Processing and Multimedia”, Geneva, Switzerland, pp.84–98, April 1997.
T.Halfhill and J.Montgomery, “Chip fashion: multi-media chips”, Byte Magazine, pp. 171–178, Nov 1995.
P.Hicks, M.Walnock and R.M.Owens, “Analysis of power consumption in memory hierarchies”, In Proc. Int’l symposium on low power electronics and design, pp.239–242, Monterey, CA, Aug 1997.
Marck Hill, “Dinero III cache simulator”, Online document available via http://www.cs.wisc.edu/markhill, 1989.
M.Jimenez, J.M.Liaberia, A.Fernandez and E.Morancho, “A unified transformation technique for multilevel blocking”, In proc. EUROPAR-96, Lecture notes in computer science series, vol. 1124, Lyon, Aug 1996.
Milind Kamble and Kanad Ghose, “Analytical Energy Dissipation Models for Low Power Caches”, In Proc. Int’l symposium on low power electronics and design, pp. 143–148, Monterey, Ca., Aug 1997.
C.Kulkarni,F.Catthoor and H.De Man, “Code transformations for low power caching in embedded multimedia processors”, Proc. of Intnl. Parallel Processing Symposium (IPPS), pp.292–297,Orlando,FL,April 1998.
D.Kulkarni and M.Stumm, “Linear loop transformations in optimizing compilers for parallel machines”, The Australian computer journal, pp.41–50, May 1995.
M.Lam, E.Rothberg and M.Wolf, “The cache performance and optimizations of blocked algorithms”, In Proc. ASPLOS-IV, pp.63–74, Santa Clara, CA, 1991.
N.Manjikian and T.Abdelrahman, “Array data layout for reduction of cache conflicts”, In Proc. of 8th Int’l conference on parallel and distributed computing systems, September, 1995.
L.Nachtergaele, F.Catthoor, F.Balasa, F.Franssen, E.De Greef, H.Samsom and H.De Man, “Optimisation of memory organisation and hierarchy for decreased size and power in video and image processing systems”, Proc. Intnl. Workshop on Memory Technology, Design and Testing, San Jose CA, pp.82–87, Aug. 1995.
P.R.Panda, N.D.Dutt and A.Nicolau, “Memory data organization for improved cache performance in embedded processor applications”, In Proc. ISSS-96, pp.90–95, La Jolla, CA, Nov 1996.
J.P. Diguet, S. Wuytack, F.Catthoor and H.De Man, “Formalized methodology for data reuse exploration in hierarchical memory mappings”, In Proc. Int’l symposium on low power electronics and design, pp.30–36, Monterey, CA, Aug 1997.
L.R. Rabiner and R.W. Schafer, “Digital signal processing of speech signals”, Prentice hall Int’l Inc., Englewood cliffs, NJ, 1988.
K.Ronner, J.Kneip and P.Pirsch, “A highly parallel single chip video processor”, Proc. of the 3rd International Workshop, Algorithms and Parallel VLSI architectures III, Elsevier, 1995.
P. Strobach, “QSDPCM — A New Technique in Scene Adaptive Coding,” Proc. 4th Eur. Signal Processing Conf., EUSIPCO-88, Grenoble, France, Elsevier Publ., Amsterdam, pp.1141–1144, Sep. 1988.
V. Tiwari, S. Malik and A. Wolfe, “Instruction level power analysis and optimization of software”, Journal of VLSI signal processing systems, vol. 13, pp.223–238, 1996.
Uming Ko, P.T.Balsara and Ashmini K.Nanda, “Energy optimization of multi-level processor cache architectures”, In Proc. Int’l symposium on low power electronics and design, pp.45–49, Dana Point, CA, 1995.
M.E.Wolf and M.Lam, “A loop transformation theory and an algorithm to maximize parallelism”, IEEE Trans. on parallel and distributed systems, pp.452–471, Oct 1991.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kulkarni, C., Catthoor, F., De Man, H. (1998). Hardware cache optimization for parallel multimedia applications. In: Pritchard, D., Reeve, J. (eds) Euro-Par’98 Parallel Processing. Euro-Par 1998. Lecture Notes in Computer Science, vol 1470. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0057949
Download citation
DOI: https://doi.org/10.1007/BFb0057949
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64952-6
Online ISBN: 978-3-540-49920-6
eBook Packages: Springer Book Archive