Skip to main content

Fault tolerance cost effectiveness

  • Field Experiences with Fault Tolerant Systems
  • Conference paper
  • First Online:
Hardware and Software Architectures for Fault Tolerance (Fault Tolerance 1993)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 774))

Included in the following conference series:

  • 169 Accesses

Abstract

In switching applications, the implementation of fault tolerance has traditionally resulted in high hardware costs, by exclusively relying on proprietary hardware and by using monolithic recovery techniques external to the applications to achieve high quality service. The main advantages of this strategy were no unscheduled downtime, deferred maintenance, easy restart when needed, and easy growth and degrowth. While these objectives are still attractive, they can be achieved in a more cost-effective way by increased reliance on standard fault recovery components distributed closer to and inside the applications, and by using hardware recovery at the system level. A recent trend toward service customization and system distribution allows limiting the use of traditional recovery techniques where absolutely necessary to satisfy performance requirements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bark, Rod, “Fault-Tolerant Platforms for Emerging Telecommunications Markets,” Proceedings of the Workshop on Hardware and Software Architectures For Fault Tolerance: Perspectives and Towards a Synthesis, Le Mont Saint Michel, France, June 14–16,1993.

    Google Scholar 

  2. Bernstein, L. and C.M.Yuhas, “To Err is Human; to Forgive, Fault Tolerance,” to be published.

    Google Scholar 

  3. Borr, Andrea, and Carol Wilhelmy, “Highly-Available Data Services for UNIX Client-Server Networks: Why Fault-Tolerant Hardware isn't the Answer,” Proceedings of the Workshop on Hardware and Software Architectures For Fault Tolerance: Perspectives and Towards a Synthesis, Le Mont Saint Michel, France, June 14–16,1993.

    Google Scholar 

  4. Clement, George F., “Evolution of Fault Tolerant Computing at AT & T,” Proceedings of the One-day Symposium on the Evolution of Fault Tolerant Computing, Baden, Austria, pp. 27–37, 1986.

    Google Scholar 

  5. Hardware and Software Architectures For Fault Tolerance: Perspectives and Towards a Synthesis, Le Mont Saint Michel, France, June 14–16,1993.

    Google Scholar 

  6. Huang, Y. and C.M.R. Kintala, “Software Implemented Fault Tolerance: Technologies and Experience” Proceedings of the 23rd International Symposium on Fault Tolerant Computing (FTCS-23), Toulouse, France, June 22–23, 1993.

    Google Scholar 

  7. Levendel, Y., “Reliability Analysis of Large Software Systems: Defect Data Modeling,” IEEE Transactions on Software Engineering, February 1990.

    Google Scholar 

  8. Lipow, M., “Number of Faults per Line of Code,” IEEE Transactions on Software Engineering, Vol. SE-8, No. 5, pp. 437–439, July 1982.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Michel Banâtre Peter A. Lee

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Levendel, Y. (1994). Fault tolerance cost effectiveness. In: Banâtre, M., Lee, P.A. (eds) Hardware and Software Architectures for Fault Tolerance. Fault Tolerance 1993. Lecture Notes in Computer Science, vol 774. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0020019

Download citation

  • DOI: https://doi.org/10.1007/BFb0020019

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-57767-6

  • Online ISBN: 978-3-540-48330-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics