Abstract
We describe a large ATM switch with moderate circuit complexity which delivers packets in sequence with a small constant delay. The switch takes advantage of trunk grouping to increase throughput and has the same topology as that of a Banyan network. By using modules that look at k inputs (k>16) at a time and recursively dividing the packets into two groups, the proposed switch achieves a good throughput value that is relatively independent of switch size. Cell loss on the order of 10−10 can be obtained using the switch. The switch has O(n log2 n) complexity in the number of modules where n is the number of inputs. The modules of the switch have very regular interconnections, and hence are suitable for dense VLSI implementation.
This work was supported in part by the National Science Foundation under NSF Grant NCR-9103485.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
A. Huang and S. Knauer, “Starlite: a wideband digital switch,” in Proc. GLOBE-COM'84, Atlanta, GA, Nov. 1984, pp. 121–125.
J. Hui, “A broadband packet switch for multi-rate services,” in Proc. ICC'87, Seattle, WA, Jun. 1987, pp. 782–788.
J. Hui and E. Arthurs, “A broadband packet switch for integrated transport,” IEEE J. Select. Areas Commun., vol. 5, no 8, pp. 1264–1273, Oct. 1987.
W. S. Marcus, “A CMOS Batcher and Banyan chip set for B-ISDN packet switching,” IEEE J. Solid State Circuits, vol. 25, no. 6, pp. 1426–1432, Dec. 1990.
J. H. Oneill, B. D. Ackland, S. Rao and M. Hatamian, “A 200 Mhz CMOS broad-band switching chip,” IEEE J. Solid State Circuits, vol. 28, no. 3, pp. 269–275, Mar. 1993.
J. Turner, “Design of a broadcast packet network,” in Proc. INFOCOM'86, Miami, FL, Apr. 1986, pp. 667–675.
J. Turner, “Design of a broadcast packet network,” IEEE Trans. Commun., vol. 36, no. 6, pp. 734–743, Jun. 1988.
H. Kuwahara, N. Endo, M. Ogino and T. Kozaki, “Shared buffer memory switch for an ATM exchange,” in Proc. ICC'89, Boston, MA, Jun. 1989, pp. 118–122.
M. Devault, J. Couchennec and M. Servel, “The Prelude ATD experiment: assessments and future prospects,” IEEE J. Select. Areas Commun., vol. 6, no. 9, pp. 1528–1537, Dec. 1988.
H. Suzuki, et al, “Output-buffer switch architecture for asynchronous transfer mode,” in Proc. ICC'89, Boston, MA, Jun. 1989, pp. 99—103.
Y. S. Yeh, M. Hluchyj and A. Acampora, “The Knockout switch: a simple, modular architecture for packet switching,” IEEE J. Select. Areas Commun., vol. 5, no. 8, pp. 1274–1283, Oct. 1987.
F. M. Chiussi and F. A. Tobagi, “A hybrid shared-memory/space division architecture for large fast packet switches,” in Proc. SUPERCOMM/ICC '9S, Chicago, IL, Jun. 1992, pp. 905–11.
H. S. Kim, “Multinet switch: Multistage ATM switch architecture with partially shared buffers,” in Proc. INFOCOM'93, San Francisco, CA, Mar. 1993, pp. 473–480.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Aryal, S., Meditch, J.S. (1996). Design of a large ATM switch with trunk grouping. In: Plattner, B. (eds) Broadband Communications Networks, Services, Applications, Future Directions. IZS 1996. Lecture Notes in Computer Science, vol 1044. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0022237
Download citation
DOI: https://doi.org/10.1007/BFb0022237
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60895-0
Online ISBN: 978-3-540-49669-4
eBook Packages: Springer Book Archive