Abstract
We have developed a performance debugger for a parallel logic program to improve inherent parallelism of a program. This debugger helps programmers to find unexpected sequentiality visualizing execution history in a virtual environment. We demonstrated an example of performance debugging, and showed how the debugger helps to improve performance of a program on a parallel machine PIE64.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
M. Nilsson, and H. Tanaka: “Massively Parallel Implementation of Flat GHC on the Connection Machine”, Proc. of the Int. Conf. on Fifth Generation Computer Systems, p1031–1040 (1988).
H. Koike, and H. Tanaka: “Parallel Inference Engine PIE64”, Parallel Computer Architecture, bit, Vol.21,No.4,1989, pp.488–497 (in Japanese).
Y. Hidaka, H. Koike, J. Tatemura, and H. Tanaka: “A Static Load Partitioning Method Based on Execution Profile for Committed Choice Languages”, Proceedings of International Logic Programming Symposium '91, MIT Press, pp. 470–484 (1991).
Y. Hidaka, H. Koike, and H. Tanaka: “Architecture of Parallel Management Kernel for PIE64”, Proceedings of PARLE'92, LNCS 605, Springer-Verlag, pp.685–700 (1992).
H. Nakada, T. Araki, H. Koike, and H. Tanaka: “A Fleug Compiler for PIE64”, Proceedings of PACT '94, (1994).
H. Nakada, H. Koike, and H. Tanaka: “Static analysis for dynamic granuality control of fleng”, IPSJ SIG Notes 94-PRG-18, pp.1–8 (1994) (in Japanese).
T. Chikayama: “Operating Sysyem PIMOS and Kernel Language KL1”, International Conference on Fifth Generation Computer Systems 1992, pp. 73–88 (1992).
K. Ueda, M. Morita: “Message-Oriented Parallel Implementation of Moded Flat GHC”, International Conference on Fifth Generation Computer Systems 1992, pp. 799–808 (1992).
K. Ohno, H. Nakashima, and S. Tomita: “Optimization of Concurrent Logic Language with Static Analysis”, IPSJ SIG Notes 94-PRG-18, pp. 17–24 (1994) (in Japanese).
T. E. Anderson and E. D. Lazowska: “Quartz: A Tool for Tuning Pararell Program Performance”, ACM SIGMETRIC, 1990.
R. H. Halstead, Jr. and D. A. Kranz, “A Replay Mechanism for Mostly Functional Parallel Programs”, Proc. Int. Symposium on Shared Memory Multiprocessing, 1991.
T. Lehr, Z. Segall, D. F. Vrsalovic, E. Caplan, A. L. Chung and E. Fineman, “Visualizing Performance Debugging”, IEEE Computer Octover 1989, pp.38–51.
M. Murakami: “A Declarative Semantics of Flat Guarded Horn Clause for Programs with Perpetual Processes”, Theoret. Comp. Sci, Vol.75 No.1/2, pp. 67–83 (1990).
S. Aikawa, M. Kamiko, H. Kubo, F. Matsuzawa, and T. Chikayama: “Paragraph: A Graphical Tuning Tool for Multiprocessor Systems”, International Conference on Fifth Generation Computer Systems 1992, pp. 286–293 (1992).
J. Tatemura, H. Koike, and H. Tanaka: Control and Data Flow Visualization for Parallel Logic Programs on a Multi-window Debugger HyperDEBU, PARLE '93, pp. 414–425 (1993).
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tatemura, J., Koike, H., Tanaka, H. (1995). A performance debugger for parallel logic programming language fleng. In: Ito, T., Yonezawa, A. (eds) Theory and Practice of Parallel Programming. TPPP 1994. Lecture Notes in Computer Science, vol 907. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0026575
Download citation
DOI: https://doi.org/10.1007/BFb0026575
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-59172-6
Online ISBN: 978-3-540-49218-4
eBook Packages: Springer Book Archive