References
C.J. Alpert and A.B. Kahng. A hybrid multilevel/genetic approach for circuit partitioning. In 5th Physical Design Workshop, pages 100–105, April 1996.
K. De and P. Banerjee. Parallel logic synthesis using partitioning. In Proc. of ICPP, 1994
E. Sentovich et al. SIS: a system for sequential circuit synthesis. memorandum UCB/ERL M92/41, University of California at Berkeley, 1992.
G. Geist et al. PVM: Parallel Virtual Machine — A Users Guide and Tutorial for Network Parallel Computing. MIT Press, 1994.
G. Karypis and V. Kumar. METIS: Unstructured graph partitioning and sparse matrix ordering system. Technical report, University of Minnesota, 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lemarchand, L. (1997). Parallel synthesis of large combinational circuits for FPGAs. In: Hertzberger, B., Sloot, P. (eds) High-Performance Computing and Networking. HPCN-Europe 1997. Lecture Notes in Computer Science, vol 1225. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0031700
Download citation
DOI: https://doi.org/10.1007/BFb0031700
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-62898-9
Online ISBN: 978-3-540-69041-2
eBook Packages: Springer Book Archive