Abstract
This paper reports experiences and results gained during the evaluation of the visual formalism STD as specification method for formal verification, performed in cooperation with industrial partners. The visual formalism STD (Symbolic Timing Diagrams) was developed continuously since 1993 by OFFIS as a specification method, which satisfies several needs: (1) It is based on the principles used in the familiar notation of timing diagrams (as conventionally used by hardware designers). (2) It is a method amenable to formal verification, using stateof-the art verification tools efficiently (in particular, symbolic modelchecking). (3) It supports compositional verification, which is an approach to verify large designs in a compositional way (breaking up proofs of requirements stated for a full design into a sequence of smaller proof tasks, which imply the global proof task). The formalism (with the supporting tools) has been integrated into an established verification environment (CheckOff-M), which allows to verify industrial-scale designs by model-checking.
This work was supported by the ESPRIT project No. 23037 (FORSITE)
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
R.E. Bryant. Graph-based algorithms for boolean function manipulation. Transactions on Computers, C-35:677–691, 1986.
R.E. Bryant. Symbolic boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys, 24(3):293–318, 1992.
J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential circuit verification using symbolic model checking. In Proceedings of the 27th ACM/IEEE Design Automation Conference, pages 46–51, June 1990.
Checkoff, user's guide. Abstract Hardware, 1997.
E.M. Clarke, E. A. Emerson, and A.P. Sistla. Automatic verification of finite state concurrent systems using temporal logic specifications: A practical approach. In Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pages 117–126, 1983.
Werner Damm, Bernhard Josko, and Rainer Schlör. Specification and verification of VHDL-based system-level hardware designs. In E. Börger, editor, Specification and Validation Methods, pages 331–410. Oxford University Press, 1995.
H. Dierks and C. Dietz. Graphical Specification and Reasoning: Case Study ”Generalized Railroad Crossing“. In J. Fitzgerald, C.B. Jones, and P. Lucas, editors, FME'97, volume 1313 of Lecture Notes in Computer Science, pages 20–39. Springer Verlag, 1997.
C. Dietz. Graphical Formalization of Real-Time Requirements. In B. Jonsson and J. Parrow, editors, Formal Techniques in Real-Time and Fault-Tolerant Systems, volume 1135 of Lecture Notes in Computer Science, pages 366–385, Uppsala, Sweden, September 1996. Springer Verlag.
G. Döhmen, H.J. Holberg, and R. Schlör. Verification of the sms design. Technical report, OFFIS, 1997.
Konrad Feyerabend and Bernhard Josko. A visual formalism for real time requirement specifications. In Miquel Bertran and Teodor Rus, editors, Transformation-Based Reactive Systems Development, Proceedings, 4th International AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software, ARTS'97, Lecture Notes in Computer Science 1231, pages 156–168. Springer-Verlag, 1997.
K. Fisler. A logical formalization of hardware diagrams. Technical report, Computer Science Department, Indiana University, September 1994.
K. Fisler. A Unified Approach to Hardware Verification Through a Heterogenous Logic of Design Diagrams. Dissertation, Indiana University, 1997.
K. Fisler. Containment of regular languages in non-regular timing diagram languages is decidable. In Orna Grumberg, editor, 9th International Conference on Computer Aided Verification, Lecture Notes in Computer Science 1254, pages 155–166. Springer-Verlag, 1997.
Swen Masuhr. Formale Verifikation eines ASIC. Diplomarbeit, Universität Oldenburg, 1995.
L.E. Moser, P.M Melliar-Smith, Y.S. Ramakrishna, G. Kutty, and L.K. Dillon. A real-time graphical interval logic toolset. In 8th International Conference on Computer Aided Verification, pages 446–449, June 1996.
L.E. Moser, Y.S. Ramakrishna, G. Kutty, P.M. Melliar-Smith, and L.K. Dillon. A graphical environment for design of concurrent real-time systems. ACM Transactions on Software Engineering and Methodology, 6(1):31–79, 1997.
R. Schlör and W. Damm. Specification and verification of system-level hardware designs using timing diagrams. In Proceedings, The European Conference on Design Automation, pages 518–524, Paris, France, feb. 1993. IEEE Computer Society Press.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Schlör, R., Josko, B., Werth, D. (1998). Using a visual formalism for design verification in industrial environments. In: Margaria, T., Steffen, B., Rückert, R., Posegga, J. (eds) Services and Visualization Towards User-Friendly Design. Lecture Notes in Computer Science, vol 1385. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0053507
Download citation
DOI: https://doi.org/10.1007/BFb0053507
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64367-8
Online ISBN: 978-3-540-69760-2
eBook Packages: Springer Book Archive