Abstract
Fine grain FPGAs offer a suitable medium for the implementation of bit level processor arrays. This paper describes a layout method, and a parametrized tool based on it, for designing two-dimensional array structures on FPGAs. The use of the tool is demonstrated by an example application in morphological image processing. The tool observes highlevel array structure, and thus it can find better layouts for arrays on the XC6216 FPGA, than the tool of the FPGA vendor (XACT 6000). Additionally, non-rectangular (distorted) layouts were found to perform better than rectangular ones.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chaudhuri, A.S., Cheung, P.Y.K., Luk, W.: A Reconfigurable Data-Localised Array for Morphological Algorithms. In: Proc. 7th Int. Workshop on Field-Programmable Logic and Applications. Springer-Verlag, (1997) 344–353
Marnane, W.P., O'Reilly, F.J., Murphy, P.J.: Compiling Regular Arrays onto FP-GAs. In: Proc. 5th Int. Workshop on Field-Programmable Logic and Applications. Springer-Verlag, (1995) 178–187
Jebelean, T.: Implementing GCD Systolic Arrays on FPGA. In: Proc. 4th Int. Workshop on Field-Programmable Logic and Applications. Springer-Verlag, (1994) 132–137
Vassányi, I.: FPGAs and array algorithms: Two implementation examples. J. Systems Architecture 43 (1997) 23–26
Grünbaum, B., Shepard, G.: Tilings and patterns. W.H. Freeman & Co., New York (1987)
Vassányi, L: An FPGA-based Cellular Array for Binary Morphological Operations. In: Proc. 2nd Workshop on Computational Modelling in Biosciences. Kecskemét, Hungary, (1995) I.17–25
Erényi, I., Fazekas, Z.: Image Processing Applications and their Parallel Aspects. Computing and Control Eng. J. of the IEE (1994) 5 71–74
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Vassányi, I. (1998). Implementing processor arrays on FPGAs. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055278
Download citation
DOI: https://doi.org/10.1007/BFb0055278
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive