Skip to main content

Simulation of ATM switches using dynamically reconfigurable FPGA's

  • Miscellaneous
  • Conference paper
  • First Online:
Field-Programmable Logic and Applications From FPGAs to Computing Paradigm (FPL 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1482))

Included in the following conference series:

Abstract

In this article we will discuss a new approach for efficient simulation of queuing systems by using the configurable computing paradigm. One of the classical approaches to optimize the simulation of queuing systems is by implementing co-processors for the hard parts of the simulation algorithm using Asics or FPGA's. The approach that we are proposing is different from the previous one in the sense that we are not using FPGA's to optimize the simulation algorithm but we implement an equivalent system of the one that has to be simulated in the FPGA. As a case study we have made a simulator for ATM switching fabrics. Our research shows that dynamically reconfigurable FPGA's like the 6200 RPU of XILINX can be efficiently used for the simulation of queuing systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. W.Brissinck & all. A hierarchical Approach to distributed Discrete Event Simulation., Proceedings LASTED conference on modeling and simulation, Signapore 1997.

    Google Scholar 

  2. V.N. Yarmolik, S.N. Demidenko, Generation and Application of Pseudorandom Sequences for Random Testing. ISBN 0-471-9199-3

    Google Scholar 

  3. Martin De Prycker, Asynchronous Transfer Mode, Solution for Broad Band ISDN, ISBN 0-13-342171-6

    Google Scholar 

  4. A. Touhafi & all. The Implementation of a Field Programmable Logic Based Co-Processor for the acceleration of discrete event simulators. LNCS Proceedings FPL '96 Darmstadt Germany 1996

    Google Scholar 

  5. stefan Hans, Melchior Ludwig, Hades: Fast Hardware Synthesis tools and a Reconfigurable Co-processor, Doctoral Thesis 1997.

    Google Scholar 

  6. http:ÐŽw.vcc.com

    Google Scholar 

  7. Xilinx, The programmable Logic Databook, version 1996

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Reiner W. Hartenstein Andres Keevallik

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Touhafi, A., Brissinck, W.F., Dirkx, E.F. (1998). Simulation of ATM switches using dynamically reconfigurable FPGA's. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055281

Download citation

  • DOI: https://doi.org/10.1007/BFb0055281

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64948-9

  • Online ISBN: 978-3-540-68066-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics