Abstract
Architecture-driven (instead of LUT-driven) method of boolean functions logic synthesis for speed is proposed. It takes XILINX4000 architectural features (heterogeneous LUTs of 3 and 4 inputs) into account and includes two step decomposition. In the first step, two-level logic representation is transformed into a graph of at most 4 fanin nodes (after this step, each node can be mapped onto 4 input LUT). In the second step, selected 4 fanin nodes within a critical path are re-decomposed into 3 fanin nodes to ensure mapping onto 3 input LUTs. Re-decomposition task is formulated as substituting node two fanins for exactly one fanin. Either existing node or one especially created, is considered as a fanin to be substituted for. The extended PLA format describing a multi-level boolean network, is proposed. Based on this description, substituting is formulated in terms of a covering task.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cong, J, Ding, Y.: Combinational Logic Synthesis for LUT Based Field Programmable Gate arrays. ACM Trans. on Design Automation of Electronic Systems, Vol.1, No. 2, April (1996) 145–204
Abouzeid, P., Babba, B., Crastes de Paulet, M., Saucier, G.: Input-Driven Partitioning Methods and Application to Synthesis on Table-Look-up-Based FPGA's. IEEE Trans. CAD, Vol. 12, No. 7, July (1993) 913–925
Murgai, R., Brayton, R., Sangiovanni-Vincentelli, A.:Logic Synthesis for Field-Programmable Gate Arrays. Kluwer Academic Publishers (1995)
Sentovich, E. et al: SIS: a System for Sequential Circuit Synthesis. Electronic Research Laboratory Memorandum No. UCB/ERL M92/41(1992)
Grass, W., Lemberski, I.: Support-Based State Encoding targeting FSM Optimal LUT FPGA Implementation.-Int.Workshop on Logic and Architecture Synthesis, Grenoble, France (1997) 97–104
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lemberski, I., Ratniece, M. (1998). XILINX4000 architecture — Driven synthesis for speed. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055284
Download citation
DOI: https://doi.org/10.1007/BFb0055284
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive