Abstract
Real-time image processing applications have tremendous computational workloads and I/O throughput requirements. Operation in mobile, portable devices poses stringent resource limitations (size, weight, and power). The SIMD Pixel Processor (SIMPil) has been designed at Georgia Tech to address these problems. In SIMPil, an image sensor array (focal plane) is integrated on top of a SIMD computing layer, where processing elements (PEs) are connected in a torus. A prototype processing element has been implemented in 0.8 μm CMOS technology. This paper evaluates the effectiveness of the SIMPil design on a set of important image applications. A target SIMPil system is described, which is capable of operating in the Tops/sec range in Gigascale technology. Simulation results indicate sustained operation throughput in the range of 100–1000 Gops/sec. These results support the design choices and suggest that more complex, multistage applications can be implemented to execute at real-time frame rates.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
D. S. Wills, J. M. Baker, H. H. Cat, S. M. Chai, L. Codrescu, J. L. Cruz-Rivera, J. C. Eble, A. Gentile, M. A. Hopper, W. S. Lacy, A. Lòpez-Lagunas, P. May, S. Smith, T. Taha, “Processing Architectures for Smart Pixel Systems”, IEEE Journal of Selected Topics in Quantum Electronics, v.2, n.1, April 1996, p.24–34.
K. E. Batcher, “Design of a massively parallel processor”, IEEE Transactions on Computers, pp. 836–840, Sept. 1980
T. Blank, “MasPar MP-1 Architecture”, Proceedings of the 35 th IEEE Computer Society International Conference, San Francisco, California, pp.20–24, 1990
W. F. Wong, K. T. Lua, “A preliminary evaluation of a massively parallel processor: GAPP”, Microprocessing Microprogramming, v.29, no. 1, pp. 53–62, 1990
E. Fossum, “Digital Camera System on a Chip,” IEEE Micro, pp. 8–15, May 1998.
K. Diefendorff and R. Dubey, “How Multimedia Workloads Will Change Processor Design.” IEEE Computer, Vol. 30, No. 9, September 1997, pp. 43–45.
H. H. Cat, A. Gentile, J. C. Eble, M. Lee, O. Vendier, Y. J. Joo, D. S. Wills, M. Brooke, N. M. Jokerst, A. S. Brown: “SIMPil: An OE Integrated SIMD Architecture for Focal Plane Processing Applications”, Proceedings of the Third IEEE International. Conference on Massively Parallel Processing using Optical Interconnection (MPPOI-96), Maui, Hawaii, pp. 44–52, 1996
S. M Chai, A. Gentile, D. S. Wills, “Impact of power density limitation in Gigascale Integration for the SIMD Pixel Processor”, to appear in Proceedings of the 20 th Anniversary Conference on Advanced Research in VLSI, Atlanta, Georgia, 1999.
A. Gentile, J. L. Cruz-Rivera, D. S. Wills, L. Bustelo, J. J. Figueroa, J. E. Fonseca-Camacho, W. E. Lugo-Beauchamp, R. Olivieri, M. Quiñones-Cerpa, A. H. Rivera-Ríos, I. Vargas-Gonzáles, M. Viera-Vera, “Image Processing Applications on the SIMD Pixel Processor”, Technical Report, GT-PICA-005-98, Pica Lab, Georgia Institute of Technology, Jun. 1998
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1999 Springer-Verlag
About this paper
Cite this paper
Gentile, A. et al. (1999). Real-time image processing on a local plane SIMD array. In: Rolim, J., et al. Parallel and Distributed Processing. IPPS 1999. Lecture Notes in Computer Science, vol 1586. Springer, Berlin, Heidelberg . https://doi.org/10.1007/BFb0097923
Download citation
DOI: https://doi.org/10.1007/BFb0097923
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65831-3
Online ISBN: 978-3-540-48932-0
eBook Packages: Springer Book Archive