Abstract
This paper proposes a method for implementing fractal image compression on dynamically reconfigurable architecture. In the encoding of this compression, metric computations among image blocks are the most time consuming. In our method, processing elements (PEs) configured for each image block perform these computations in a pipeline manner. By configuring PEs, we can reduce the number of adders, which are the main computing elements, by half even in the worst case. This reduction increases the number of PEs that work in parallel. In addition, dynamic reconfigurability of hardware is employed to omit useless metric computations. Experimental results show that the resources for implementing the PEs are reduced to 60 to 70% and the omission of useless metric computations reduces the encoding time to 10 to 55%.
Preview
Unable to display preview. Download preview PDF.
References
T. Miyazaki, “Reconfigurable Systems: A Survey,” Proc. of ASP-DAC ’98, pp. 447–457, Feb. 1998.
Xilinx, XC6200 Field Programmable Gate Arrays, Apr. 1997.
Atmel, AT40K FPGAs, Dec, 1997.
J. R. Koza, F. H. Bennett III, J. L. Hutchings, S. L. Bade, M. A. Keane, and D. Andre, “Evolving Computer Programs using Rapidly Reconfigurable Field-Programmable Gate Arrays,” Proc. of FPGA ’98, pp. 209–219, Feb. 1998.
Y. Fisher (Ed.), Fractal Image Compression: Theory and Application, Springer, 1996.
M. F. Barnsley, V. Ervin, D. Hardin, and J. Lancaster, “Solution of an Inverse Problem for Fractals and Other Sets,” Proc. of Natl. Acad. Sci USA, 83:1975–1977, Apr. 1986.
A. E. Jacquin, “Fractal Image Coding: A Review,” Proc. of the IEEE, vol. 81, no. 10, pp. 1451–1465, Oct. 1993.
Y. Fisher, Fractal Image Compression, SIGGRAPH Course Notes, 1992.
M. F. Barnsley, Fractals Everywhere, AK Peters, 1993.
S. A. White, “Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review,” IEEE ASSP Magazine, pp. 4–19, July. 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1999 Springer-Verlag
About this paper
Cite this paper
Nagano, H., Matsuura, A., Nagoya, A. (1999). An efficient implementation method of fractal image compression on dynamically reconfigurable architecture. In: Rolim, J., et al. Parallel and Distributed Processing. IPPS 1999. Lecture Notes in Computer Science, vol 1586. Springer, Berlin, Heidelberg . https://doi.org/10.1007/BFb0097952
Download citation
DOI: https://doi.org/10.1007/BFb0097952
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65831-3
Online ISBN: 978-3-540-48932-0
eBook Packages: Springer Book Archive