Abstract
An optimal implementation of 128-Pt FFT/IFFT for low power IEEE 802.15.3a WPAN using pseudo-parallel datapath structure is presented, where the 128-Pt FFT is devolved into 8-Pt and 16-Pt FFTs and then once again by devolving the 16-Pt FFT into 4×4 and 2×8. We analyze 128-Pt FFT/IFFT architecture for various pseudo-parallel 8-Pt and 16-Pt FFTs and an optimum datapath architecture is explored. It is suggested that there exists an optimum degree of parallelism for the given algorithm. The analysis demonstrated that with a modest increase in area one can achieve significant reduction in power. The proposed architectures complete one parallel-to-parallel (i.e., when all input data are available in parallel and all output data are generated in parallel) 128-point FFT computation in less than 312.5 ns and thereby meet the standard specification. The relative merits and demerits of these architectures have been analyzed from the algorithm as well as implementation point of view. Detailed power analysis of each of the architectures with a different number of data paths at block level is described. We found that from power perspective the architecture with eight datapaths is optimum. The core power consumption with optimum case is 60.6 MW which is only less than half of the latest reported 128-point FFT design in 0.18u technology. Furthermore, a Single Event Upset (SEU) tolerant scheme for registers is also explored. The SEU tolerant scheme will not affect the performance, however, there is an increase power consumption of about 42 percent. Apart from the low power consumption, the advantages of the proposed architectures include reduced hardware complexity, regular data flow and simple counter based control.
Similar content being viewed by others
References
A.M. Despain, Very fast Fourier transform algorithms hardware for implementation. IEEE Trans. Comput. C-28(5), 333–341 (1979)
B. Fu, P. Ambadu, Ana area efficient FFT/IFFT processor for MIMO-OFDM WLAN 802.11n. J. VLSI Signal Process. 56(1), 59–68 (2009)
C. Huggett, K. Maharatna et al., On the implementation of 128-pt fftifft for high performance WPAN, in IEEE International Symposium on Circuits and Systems (2005)
L. Jia, B. Li, Y. Gao, H. Tenhunen, Implementation of a low power 128-point FFT, in 5th International Conference on Solid-State and Integrated Circuit Technology (1998)
Y.W. Lin, H. Liu, C. Lee, A 1-GSs FFTIFFT processor for UWB applications. IEEE J. Solid-State Circuits 40(8), 1726–1735 (2005)
K. Maharatna, E. Grass, U. Jagdhold, A 64-point Fourier transform chip for high-speed Wireless LAN application using OFDM. IEEE J. Solid-State Circuits 39(3), 484–493 (2004)
J. Mathew, K. Maharatna, D.K. Pradhan, A low power 128-Pt implementation of FFT/IFFT for high performance wireless personal area networks, in IEEE PRIME Conference (2006), pp. 377–380
J. Mathew et al., Exploration of power optimal implementation technique of 128-pt FFTIFFT for WPAN using pseudo-parallel datapath structure, in IEEE International Conference on Communication Systems, Singapore (2006)
J. Melander, T. Widhe, L. Wanhammar, Design of an 128-point FFT processor for OFDM applications, in Proc. of the Third IEEE International Conference on Electronics, Circuits, and Systems, ICECS (1996)
T. Xanthopoulos, A.P. Chandrakasan, A low-power IDCT macrocell for MPEG-2 MPML exploiting data distribution properties for minimal activity. IEEE J. Solid-State Circuits 34, 693–703 (1999)
G. Zhang F. Chen, Parallel FFT with cordic for ultra wide band, in 15 th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC (2004)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Mathew, J., Maharatna, K., Jose, B.R. et al. Pseudo-Parallel Datapath Structure for Power Optimal Implementation of 128-pt FFT/IFFT for WPAN. Circuits Syst Signal Process 30, 871–882 (2011). https://doi.org/10.1007/s00034-011-9308-7
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-011-9308-7