Skip to main content
SpringerLink
Log in

Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy

  • Short Paper
  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The need for real time high end digital signal/image processing demands a very huge computation with a reasonable accuracy. This paper presents two energy efficient low area error tolerant adders (ELAETA-I and ELAETA-II) which could cater the needs of most signal processing application. This work has reduced the tradeoff that exists between the amount of computation and the accuracy. The error sensitive block in the inaccurate part of the ELAETA circuit, predetermines the carry and allows the simultaneous calculation of inaccurate part sum value, thereby reducing the maximum delay by 55 % compared to error-tolerant adder (ETA-I) and its appropriate addition of carry to the accurate part increases the accuracy by 20 % over the existing ETA-I and ETA-II. The inaccurate part of the adder is being constructed with the proposed new OR gate cell and the pass transistor cell, which has reduced the number of transistor by 10 and 12, respectively, compared with the existing ETA-I. In addition a new data aware block has been included which will evaluate the input sequence and appropriately activate/de-activate certain computation modules and there by reduce the switching activity. The simulation result of the proposed ELAETA circuits shows that the power delay product has reduced by 59 % and area around 20 %. The whole circuit has been constructed using Cadence Virtuoso and the simulation done using Spectre with 180 and 45 nm technology node from TSMC.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. O. Bedrij, Carry select adder. IRE Transactions on Electronic Computers. 11, 340–346 (1962)

    Article  Google Scholar 

  2. M.A. Breuer, Intelligible test techniques to support error-tolerance. Proc. Asian Test Symposium. pp. 386–393 (2004)

  3. S. Cheemalavagu, P. Korkmaz, K.V. Palem, Ultra low energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. Proc. of International Conference on Solid State Devices and Materials, Tokyo. pp. 402–403 (2004)

  4. I.S. Chong, A. Ortega, Hardware testing for error tolerant multimedia compression based on linear transforms. Proc. of Defect and Fault Tolerance in VLSI System Symposium. pp. 523–531 (2005)

  5. H. Chung, A. Ortega, Analysis and testing for error tolerant motion estimation. Proc. of Defect and Fault Tolerance in VLSI System Symposium. pp. 514–522 (2005).

  6. T.Y. Hsieh, K.J. Lee, M.A. Breuer, Reduction of detected acceptable faults for yield improvement via error-tolerance. Proc. of Design Automation and Test Eur. Conf. Exhib. pp. 1–6 (2007).

  7. Y. Kiat-Seng, R. Kaushik, Low-Voltage, Low-Power VLSI Subsystems (McGraw-Hill, New York, 2005)

    Google Scholar 

  8. K.J. Lee, T.Y. Hsieh, M.A. Breuer, A novel testing methodology based on error-rate to support error-tolerance. Proc. of International Test Conference. pp. 1136–1144 (2005)

  9. M. Lehman, N. Burla, Skip techniques for high-speed carry propagation in binary arithmetic units. IRE Trans. Electron. Comput. 10, 691–698 (1962)

    Google Scholar 

  10. O. MacSorley, High speed arithmetic in binary computers. IRE Proc. 49, 67–91 (1961)

    Article  MathSciNet  Google Scholar 

  11. A.B. Melvin, Let’s think analog. Proc. of the IEEE Computer Society Annual Symposium on VLSI. pp. 2–5 (2005)

  12. A.B. Melvin, Z. Haiyang, Error-tolerance and multi-media. Proc. of the International Conference on Intelligent Information Hiding and Multimedia, Signal Processing. pp. 521–524 (2006)

  13. K.V. Palem, Energy aware computing through probabilistic switching: a study of limits. IEEE Trans. Comput. 54(9), 1123–1137 (2005)

    Article  Google Scholar 

  14. A.S. Prabu, V. Elakya, A. Andamuthu, N. Vignesh, Design of 64 bit error tolerant adder. Int. J. Adv. Res. Eng. Technol. 3(2), 235–247 (2012)

    Google Scholar 

  15. M.A. Raheem, H. Gupta, K. Fatima, O. Adil, A high speed reversible low power error tolerant adder. Proc. of Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PRIMEASIA), Hydrabad. pp. 178–183 (2012)

  16. R. Sakthivel, K. Sravanthi, H.M. Kittur, Low power energy efficient pipelined multiply-accumulate architecture. Proc. of the International Conference on Advances in Computing, Communications and Informatics, ACM, New York. pp. 226–231 (2012)

  17. M. Weber, M. Putic, H. Zhang, J. Lach, J. Huang, Balancing adder for error tolerant applications. Circuits and systems (ISCAS). IEEE Int. Symp. USA 2013, 3038–3041 (2013)

    Google Scholar 

  18. N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application. Proc. of the International Symposium on Integrated Circuits, Singapore. pp. 69–72 (2009)

  19. N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo, Z.H. Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 18(8), 1225–1229 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Electronics Engineering, VIT University, Vellore , 632014, Tamilnadu, India

    R. Sakthivel & Harish M. Kittur

Authors
  1. R. Sakthivel
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Harish M. Kittur
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Sakthivel.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sakthivel, R., Kittur, H.M. Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy. Circuits Syst Signal Process 33, 2625–2641 (2014). https://doi.org/10.1007/s00034-014-9749-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-014-9749-x

Keywords

Search

Navigation