Abstract
Floorplanning is an important physical design step in the ASIC design flow. It is the process of estimating the area to be occupied by various blocks in a layout together with a precise interconnection pattern. In this work, a smart decision-making hybrid particle swarm optimization-genetic algorithm that aims at reducing the area, wirelength, and hotspot by distributing the temperature evenly across the chip is presented. B*-tree is used to generate the initial floorplan and later a PSO-GA based hybrid algorithm is used to obtain an optimal placement solution. Temperature-driven floorplanning is considered at the perturbation stage to separate the hotspots, thereby reducing the average and maximum temperature. The experimental results of the proposed algorithm are compared with other stochastic algorithms using MCNC and Alpha processor floorplan benchmark circuits. The result shows that the proposed algorithm performs efficient floorplanning, with reduced average and peak temperature.
Similar content being viewed by others
References
S.N. Adya, I.L. Markov, Fixed-outline floorplanning: enabling hierarchical design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1120–1135 (2003)
S. Anand, S. Saravanasankar, P. Subbaraj, Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem. Comput. Optim. Appl. 52(3), 667–689 (2012)
E.K. Ardestani, A. Ziabari, A. Shakouri, J. Renau, Enabling power density and thermal-aware floorplanning, in 2012 28th Annual IEEE on Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM) (IEEE, 2012), pp. 302–307
T.-C. Chen, Y.-W. Chang, Modern floorplanning based on B*-tree and fast simulated annealing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(4), 637–650 (2006)
G. Chen, W. Guo, Y. Chen, A PSO-based intelligent decision algorithm for VLSI floorplanning. Soft Comput. 14(12), 1329–1337 (2010)
J. Chen, W. Zhu, M. Ali, A hybrid simulated annealing algorithm for nonslicing VLSI floorplanning. IEEE Trans. Syst. Man Cybern. C Appl. Rev. 41(4), 544–553 (2011)
Y.-C. Chen, Y. Li, Temperature-aware floorplanning via geometric programming. Math. Comput. Model. 51(7), 927–934 (2010)
D. Cuesta, J.L. Risco-Martin, J.L. Ayala, J.I. Hidalgo, 3D thermal-aware floorplanner using a MOEA approximation. VLSI J. Integr. 46(1), 10–21 (2013)
R. Darwin Charles, On the Origin of Species by Means of Natural Selection, or the Preservation of Favoured Races in the Struggle for Life (Murray, London, 1859)
D.E. Golberg, Genetic Algorithms in Search, Optimization, and Machine Learning (Addison Wesley, Reading, MA, 1989)
N. Gracia, S. Rajaram, N. Nivethitha, A. Sudarsan, Thermal aware modern VLSI floorplanning, in 2012 International Conference on Devices, Circuits and Systems (ICDCS), (IEEE, 2012), pp. 187–190
P.-N. Guo, C.-K. Cheng, T. Yoshimura, An O-tree representation of non-slicing floorplan and its applications, in Proceedings of the 36th Annual ACM/IEEE Design Automation Conference (ACM, 1999), pp. 268–273
Y. Han, I. Koren, Simulated annealing based temperature aware floorplanning. J. Low Power Electron. 3(2), 141–155 (2007)
C.-S. Hoo, K. Jeevan, V. Ganapathy, H. Ramiah, Variable-order ant system for VLSI multiobjective floorplanning. Appl. Soft Comput. 13(7), 3285–3297 (2013)
W. Huang, D. Chen, R. Xu, A new heuristic algorithm for rectangle packing. Comput. Oper. Res. 34(11), 3270–3280 (2007)
W.-L. Hung, Y. Xie, N. Vijaykrishnan, C. Addo-Quaye, T. Theocharides, M.J. Irwin, Thermal-aware floorplanning using genetic algorithms, in Sixth International Symposium on Quality of Electronic Design, 2005. ISQED 2005 (IEEE, 2005), pp. 634–639
J.-M. Lin, Y.-W. Chang, S.-P. Lin, Corner sequence-a P-admissible floorplan representation with a worst case linear-time packing scheme. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(4), 679–686 (2003)
G.-E. Moore, Cramming more components onto integrated circuits, in Proceedings of the IEEE, 1998, pp. 82–85
Y. Pang, C.-K. Cheng, T. Yoshimura, An enhanced perturbing algorithm for floorplan design using the O-tree representation, in Proceedings of the 2000 International Symposium on Physical Design (ACM, 2000), pp. 168–173
D. Sengupta, A. Veneris, S. Wilton, A. Ivanov, R. Saleh, Sequence pair based voltage island floorplanning, in 2011 International on Green Computing Conference and Workshops (IGCC) (IEEE, 2011), pp. 1–6
X. Shi, Y. Liang, H. Lee, C. Lu, L. Wang, An improved GA and a novel PSO-GA-based hybrid algorithm. Inf. Process. Lett. 93(5), 255–261 (2005)
K. Skadron, T. Abdelzaher, M.R. Stan, Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management, in Eighth International Symposium on High-Performance Computer Architecture, 2002. Proceedings (IEEE, 2002), pp. 17–28
J. Srinivasan, S.V. Adve, P. Bose, J.A. Rivers, The impact of technology scaling on lifetime reliability, in 2004 International Conference on Dependable Systems and Networks (IEEE, 2004), pp. 177–186
J. Srinivasan, S.V. Adve, P. Bose, J.A. Rivers, Lifetime reliability: toward an architectural solution. Micro, IEEE 25(3), 70–80 (2005)
T.-Y. Sun, S.-T. Hsieh, H.-M. Wang, C.-W. Lin, Floorplanning based on particle swarm optimization, in IEEE Computer Society Annual Symposium on 2006 Emerging VLSI Technologies and Architectures (IEEE, 2006)
M. Tang, A. Sebastian, A genetic algorithm for VLSI floorplanning using O-tree representation, in Applications of Evolutionary Computing, eds. by F. Rothlauf, J. Branke, S. Cagnoni, D.W. Corne, R. Drechsler, Y. Jin, P. Machado, E. Marchiori, J. Romero, G.D. Smith, G. Squillero (Springer, Berlin, 2005), pp. 215–224
A.T. Winther, W. Liu, A. Nannarelli, S. Vrudhula: Temperature dependent wire delay estimation in floorplanning. In: NORCHIP, 2011 (IEEE, 2011), pp. 1–4
N. Xu, Y.-C. Ma, J. Liu, S.-C. Tao, Thermal-aware post layout voltage-Island generation for 3D ICs. J. Comput. Sci. Technol. 28(4), 671–681 (2013)
http://www.specbench.org/osg/cpu2000 Standard Performance Evaluation Corporation. SPEC CPU2000 Benchmarks
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Sivaranjani, P., Senthil Kumar, A. Thermal-Aware Non-slicing VLSI Floorplanning Using a Smart Decision-Making PSO-GA Based Hybrid Algorithm. Circuits Syst Signal Process 34, 3521–3542 (2015). https://doi.org/10.1007/s00034-015-0020-x
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-015-0020-x