Abstract
A software-defined radio (SDR) channelizer extracts narrowband channels from the wideband signal. The impulse response of this filter is required to change with the desired channel to be extracted from the wideband input. A reconfigurable filter is used instead of fixed filters to implement the channelizer in a resource-constrained environment. In this paper, we present a throughput-scalable reconfigurable architecture for SDR channelizer. The proposed structure processes a block of L input samples and produces one block of L outputs in every clock cycle. The register complexity of the proposed structure is independent of throughput, whereas multiplier and adder complexity increases proportionately. A significant number of registers are saved when the proposed structure is implemented for larger filter-length and higher block-sizes. Theoretical estimates show that the proposed structure for the block-size 8 and filter-length 32 involves 256 extra multipliers and 105 extra adders against 6912 MUXes, 8 less registers than those of the existing similar structure, and it offers 8 times higher throughput. ASIC synthesis result shows that the proposed structure of block-size 8 and filter-length 32 involves 41 % less area-delay product and 22 % less energy per sample than those of the existing structure and offers nearly 6 times higher sampling rate than the other. At the normalized sampling rate, the proposed structure for filter-length 16 consumes 18 % and 22 % less power than the existing structure for block-sizes 4 and 8, respectively.
Similar content being viewed by others
References
K.H. Chen, T.D. Chiueh, A low-power digit-based reconfigurable FIR filter. IEEE Trans. Circuits Syst. II 53(8), 617–621 (2006)
X. Chenghuan, C. He, Z. Shunan, W. Hua, Design and implementation of a high-speed programmable polyphase FIR filter, in Processing 5th international conference application. Specific Integrated Circuit, vol. 2, pp. 783–787 (2003)
S.S. Demirsoy, I. Kale, A.G. Dempster, Efficient implementation of digital filters using novel reconfigurable multiplier blocks, in Proceedings of 38th Asilomar conference signals systems computation, vol. 1, pp. 461–464 (2004)
R.I. Hartley, Subexpression sharing in filters using canonic signed digit multipliers. IEEE Trans. Circuits Syst. II 43(10), 677–688 (1996)
T. Hentschel, G. Fettweis, Software Radio Receivers, CDMA Techniques for Third Generation Mobile Systems (The Netherlands Kluwer Academic, Dordrecht, 1999)
R. Mahesh, A.P. Vinod, A new common sub-expression elimination algorithm for realizing low complexity higher order digital filters. IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst. 27(2), 217–219 (2008)
R. Mahesh, A.P. Vinod, New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst. 29(2), 275–288 (2010)
P.K. Meher, Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Trans. Circuits Syst. II Exp. Br. 53(8), 707–711 (2006)
J. Mitola, Object-Oriented Approaches to Wireless Systems Engineering, Software Radio Architecture (Willy, New York, 2000)
B.K. Mohanty, P.K. Meher, A high-performance architecture for FIR adaptive filter based on a new distributed-arithmetic formulation of block least mean square algorithm. IEEE Trans. Signal Process. 61(4), 921–932 (2013)
K. Muhammad, K. Roy, Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling. IEEE Trans. Very Large Scale Integr. Syst. 10(3), 292–300 (2002)
J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, K. Roy, Computation sharing programmable FIR filter for low-power and high-performance applications. IEEE J. Solid State Circuits 39(2), 348–357 (2004)
S.Y. Park, P.K. Meher, Efficient FPGA and ASIC realizations of DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II 61(7), 511–515 (2014)
T. Solla, R. Makela, M. Liljeroos, O. Vainio, Application-specific filter processor for flexible receivers, in Processing 19th NORCHIP Conference (Kista, Sweden), pp. 53–58 (2001)
T. Solla, O. Vainio, Comparison of programmable FIR filter architectures for low power, in Processing 28th European Solid-State Circuits Conference, Firenze, Italy, pp. 759-762 (Sep. 2002)
A.P. Vinod, E.M.-K. Lai, Low power and high speed implementation of FIR filters for software defined radio receivers. IEEE Trans. Wirel. Commun. 7(5), 1669–1675 (2006)
S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Mag. 6, 4–19 (1989)
T. Zhangwen, J. Zhang, H. Min, A high-speed, programmable, CSD coefficient FIR filter. IEEE Trans. Consum. Electron. 48(4), 834–837 (2002)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Mohanty, B.K., Singhal, S.K. Area-Delay and Energy-Efficient Throughput-Scalable VLSI Architecture for SDR Channelizer. Circuits Syst Signal Process 35, 2958–2971 (2016). https://doi.org/10.1007/s00034-015-0183-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-015-0183-5