Abstract
Many of the existing supply voltage overscaling (VOS) techniques allow an increase in the critical path delay, resulting in the reduction in the throughput rate. On the contrary, the VOS techniques without affecting on the throughput rate induce loss of the system performance by timing errors. In this paper, we propose a perfect timing error cancelation (PTEC) system which not only retains the throughput rate, but also perfectly recovers the system performance. In the arithmetic units whose output bits are sequentially computed, it is observed that timing violations due to VOS occur at some designated highest order output bits, resulting in the large error on the output value. By exploiting this property, a novel timing error cancelation technique is presented by modeling the timing error signal and deriving the condition for the perfect recovery from the impaired signal. The proposed PTEC system is verified with the design example of a 16\(\times \)16 unsigned carry-save multiplier. From simulation results, it is found that the proposed PTEC system with 200 mV overscaling offers 38% power reduction with maintaining the throughput rate as well as the system functionality compared to the conventional design with the nominal supply voltage (=1 V).
Similar content being viewed by others
Notes
Note that the condition (5) is valid for generic arithmetic units, not specific to particular architecture.
References
R.A. Abdallah, N.R. Shanbhag, Reduced energy at the minimum energy operating point via statistical error compensation. IEEE Trans. VLSI Syst. 22(6), 1328–1337 (2014)
I. Abdelghany, W. Saab, T. Sakakini, A.A. Yassine, A. Chehab, A. Kayssi, I.H. Elhajj, Energy-efficient truncated multipliers, in Proceedings of International Conference on Energy Aware Computing Systems and Applications, 2013, pp. 34–39
C.R. Baugh, B.A. Wooley, A two’s complement parallel array multiplication algorithm. IEEE Trans. Comput. C–22(12), 1045–1047 (1973)
K. Cao, Predictive technology model (2012), http://ptm.asu.edu/
A.P. Chandrakasan, R.W. Brodersen, J.I. Mars, Minimizing power consumption in digital cmos circuits. Proc. IEEE 83(4), 498–523 (1995)
I.J. Chang, D. Mohapatra, K. Roy, A priority-based 6t/8t hybrid SRAM architecture for aggressive voltage scaling in video applications. IEEE Trans. Circuits Syst. Video Technol. 21(2), 101–112 (2011)
J.W. Choi, B. Shim, A.C. Singer, N.I. Cho, Low-power filtering via minimum power soft error cancellation. IEEE Trans. Signal Process. 55(10), 5084–5096 (2007)
V. Dokania, A. Islam, Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells. IET Circuits Devices Syst. 9(3), 204–212 (2015)
D. Ernst, N.S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, Razor: a low-power pipeline based on circuit-level timing speculation, in Proceedings of IEEE International Symposium on Microarchitecture, 2003, pp. 7–18
S. Ghosh, D. Mohapatra, G. Karakonstantis, K. Roy, Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking. IEEE Trans. VLSI Syst. 18(9), 1301–1309 (2010)
S.K. Gonugondla, B. Shim, N.R. Shanbhag, Perfect error compensation via algorithmic error cancellation, in Proceedings of IEEE ICASSP, 2016, pp. 966–970
G. Gupta, F.N. Najm, Power modeling for high-level power estimation. IEEE Trans. VLSI Syst. 8(1), 18–29 (2000)
V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Intergr. Circuits Syst. 32(1), 124–137 (2013)
R. Hegde, N. Shanbhag, Soft digital signal processing. IEEE Trans. VLSI Syst. 9(6), 813–823 (2001)
E.P. Kim, D.J. Baker, S. Narayanan, D.L. Jones, N.R. Shanbhag, Low power and error resilent PN code acquisition filter via statistical error compensation, in Proceedings of IEEE Custom Integrated Circuits Conference, 2011, pp. 1–4
E.P. Kim, J. Choi, N.R. Shanbhag, R.A. Rutenbar, Error resilient and energy efficient MRF message-passing-based stereo matching. IEEE Trans. VLSI Syst. 24(3), 897–908 (2016)
E.P. Kim, N.R. Shanbhag, Energy-efficient LDPC decoders based on error-resiliency, in Proceedings of IEEE Workshop on Signal Processing Systems, 2012, pp. 149–154
X. Liang, G.Y. Wei, D. Brooks, Revival: a variation-tolerant architecture using voltage interpolation and variable latency, in Proceedings of IEEE Symposium on Computer Architecture, 2008, pp. 191–202
R. Liu, K.K. Parhi, Power reduction in frequency-selective FIR filters under voltage overscaling. IEEE J. Emerg. Sel. Top. Circuits Syst. 1(3), 343–356 (2011)
J.T. Ludwig, S.H. Nawab, A.P. Chandrakasan, Low-power digital filtering using approximate processing. IEEE J. Solid State Circuits 31(3), 395–400 (1996)
S. Narayanan, G.V. Varatkar, D.L. Jones, N.R. Shanbhag, Computation as estimation: a general framework for robustness and energy efficiency in socs. IEEE Trans. Signal Process. 58(8), 4416–4421 (2010)
M.M. Nisar, A. Chatterjee, Guided probabilistic checksums for error control in low-power digital filters. IEEE Trans. Comput. 60(9), 1313–1326 (2011)
B. Shim, S.R. Sridhara, N.R. Shanbhag, Reliable low-power digital signal processing via reduced precision redundancy. IEEE Trans. VLSI Syst. 12(5), 497–510 (2004)
C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC–13(1), 14–17 (1964)
L. Wen, Z. Li, Y. Li, High-performance dynamic circuit techniques with improved noise immunity for address decoders. IET Circuits Devices Syst. 6(6), 457–464 (2012)
J. Zhang, F. Yuan, R. Ye, Q. Xu, Forter: a forward error correction scheme for timing error resilience, in Proceedings of IEEE International Conference on Computer-Aided Design, 2013, pp. 55–60
Acknowledgements
This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2014R1A1A2055805), the ICT program of MSIP/IITP, Republic of Korea [B0101-16-1347], and the National Research Foundation (NRF) of Korea (Grant NRF-2015M1A3A3A02010753).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Chang, I.J., Park, S.Y. & Choi, J.W. Design of Low-Power Voltage Scalable Arithmetic Units with Perfect Timing Error Cancelation. Circuits Syst Signal Process 36, 4309–4325 (2017). https://doi.org/10.1007/s00034-017-0534-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-017-0534-5