Abstract
In this paper, two methods for fine-tuning the accuracy of bias-estimation with conditional probability of the bottom signed bit (BSB) for fixed-width two’s complement modified Booth multiplier are proposed. We calculate the conditional probability between the BSB and partial product elements including other signed bits to estimate the expected value of truncation part. This makes fine-tuning of accuracy instead of column-wise coarse-tuning in fixed-width multipliers possible. We propose two methods based on the BSB to estimate and compensate the fixed-width multiplier for minimization of truncation error. Two proposed methods can improve the signal-to-noise (SNR) with a small area penalty in fixed-width multiplier. Statistics on the SNR were analyzed, and the hardware performance results validate the effectiveness of the proposed methods. In real-world implementation, compared with the discrete cosine transform (DCT) core using direct-truncated (D-T) multipliers, the DCT cores using the proposed BSB_AE and BSB_HC multipliers increase average peak signal-to-noise ratio (PSNR) by 27 and 31% with only a 6 and 7% area penalty, respectively.
Similar content being viewed by others
References
Y.H. Chen, T.Y. Chang, R.Y. Jou, Statistical error-compensated Booth multiplier and its DCT applications. In Proceedings IEEE Region 10 Conference (TENCON) (Fukuoka/Japan, 2010), p. 1146–1149
Y.H. Chen, C.Y. Li, T.Y. Chang, Area-effective and power-efficient fixed-width Booth multipliers using generalized probabilistic estimation bias. IEEE J. Emerg. Sel. Top. Circuits Syst. 1(3), 277–288 (2011)
K .J. Cho, K .C. Lee, J .G. Chung, K.K. Parhi, Design of low-error fixed-width modified Booth multiplier. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(5), 522–531 (2004)
D. De Caro, N. Petra, A.G.M. Strollo, F. Tessitore, E. Napoli, Fixed-width multipliers and multipliers-accumulators with min–max approximation error. IEEE Trans. Circuits Syst. I Regul. Pap. 60(9), 2375–2388 (2013)
W.Q. He, C.Y. Liu, W.Y. Liu, Y.H. Chen, A high accuracy fixed-width Booth multiplier using select probability estimation bias. In 2014 4th IEEE International Conference on Information Science and Technology (2014), pp. 385–388
W .Q. He, Y .H. Chen, S .J. Jou, Dynamic error-compensated fixed-width Booth multiplier based on conditional-probability of input series. Circuits Syst. Signal Process. 35(8), 2972–2991 (2016)
H.A. Huang, Y.C. Liao, H.C. Chang, Self-compensation fixed-width Booth multiplier and its 128-point FFT applications. In Proceedings IEEE International Symposium on Circuits Systems (2006), p. 3538–3541
S.J. Jou, M.H. Tsai, Y.L. Tsao, Low-error reduced-width Booth multipliers for DSP applications. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 50(11), 1470–1474 (2003)
T.B. Juang, S.F. Hsiao, Low-error carry-free fixed-width multipliers with low-cost compensation circuits. IEEE Trans. Circuits Syst. II Exp. Briefs 52(6), 299–303 (2005)
C.Y. Li, Y.H. Chen, T.Y. Chang, J.N. Chen, A probabilistic estimation bias circuit for fixed-width Booth multiplier and its DCT applications. IEEE Trans. Circuits Syst. II 58(4), 215–219 (2011)
B.K. Mohanty, V. Tiwari, Modified PEB formulation for hardware-efficient fixed-width Booth multiplier. Springer Circuits Syst. Signal Process. 33(12), 3981–3994 (2014)
B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs (Oxford University Press, Oxford, 2000)
M .A. Song, L .D. Van, S .Y. Kuo, Adaptive low-error fixed-width Booth multipliers. IEICE Trans. Fundam. E90–A(6), 1180–1187 (2007)
J.P. Wang, S.R. Kuang, S.C. Liang, High-accuracy fixed-width modified Booth multipliers for lossy applications. IEEE Trans. VLSI Syst. 19(1), 52–60 (2011)
Author information
Authors and Affiliations
Corresponding author
Additional information
This work was supported in part by the Ministry of Science and Technology of Taiwan under Project 105-2221-E-182-032 and 105-2221-E-182-076, and Chang Gung Memorial Hospital under Project CIRPD2F0011, CIRPG3F0021, CMRPD2G0021 and CMRPD2F0231.
Rights and permissions
About this article
Cite this article
Chen, YH., Li, CY. & Lai, LA. Fine-Tuning Accuracy Using Conditional Probability of the Bottom Sign-Bit in Fixed-Width Modified Booth Multiplier. Circuits Syst Signal Process 37, 3115–3130 (2018). https://doi.org/10.1007/s00034-017-0702-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-017-0702-7