Skip to main content
Log in

Reed–Solomon Decoder Based on a Modified ePIBMA for Low-Latency 100 Gbps Communication Systems

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Several 100 Gbps Ethernet standards for backplane, copper cables and fiber optic that include forward error correction based on Reed–Solomon (RS) codes have been recently approved, being an important issue not only to achieve high data rates but also to keep a low latency. This paper presents two low-latency and high-throughput RS decoders suitable for those standards. We propose the use of a modified Enhanced Parallel iBM Algorithm as the key equation solver (KES) stage and a novel architecture for the error evaluation block, which is suited for this KES. Implementation results are given for the RS(528,514) and RS(544,514) codes over GF(\(2^{10}\)) that reach 100 Gbps when implemented in a 90 nm CMOS process.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

References

  1. J. Baek, M.H. Sunwoo, Simplified degree computationless modified Euclid’s algorithm and its architecture, in 2007 IEEE International Symposium on Circuits and Systems (2007), pp. 905–908

  2. R.D. Cideciyan, M. Gustlin, M.P. Li, J. Wang, Z. Wang, Next generation backplane and copper cable challenges. IEEE Commun. Mag. 51(12), 130–136 (2013)

    Article  Google Scholar 

  3. W. Ji, W. Zhang, X. Peng, Z. Liang, 16-channel two-parallel Reed–Solomon based forward error correction architecture for optical communications, in 2015 IEEE International Conference on Digital Signal Processing (DSP) (2015), pp. 239–243

  4. H. Lee, A high-speed low-complexity Reed–Solomon decoder for optical communications. IEEE Trans. Circuits Syst. II Express Briefs 52(8), 461–465 (2005)

    Article  Google Scholar 

  5. H. Lee, High-speed VLSI architecture for parallel Reed–Solomon decoder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(2), 288–294 (2003)

    Article  Google Scholar 

  6. H. Lee, C.S. Choi, J. Shin, J.S. Ko, 100-Gb/s three-parallel Reed-Solomon based forward error correction architecture for optical communications, in SoC Design Conference, 2008. ISOCC ’08. International, vol. 01 (2008a), pp. I–265–I–268

  7. J.D. Lee, M.H. Sunwoo, Three-parallel Reed–Solomon decoder using S-DCME for high-speed communications. J. Signal Process Syst. 66(1), 15–24 (2012). https://doi.org/10.1007/s11265-010-0517-2

    Article  Google Scholar 

  8. S. Lee, H. Lee, J. Shin, J.S. Ko, A high-speed pipelined degree-computationless modified Euclidean algorithm architecture for Reed–Solomon decoders, in: 2007 IEEE International Symposium on Circuits and Systems (2007), pp. 901–904

  9. S. Lee, C.S. Choi, H. Lee, Two-parallel Reed–Solomon based FEC architecture for optical communications. IEICE Electron. Express 5(10), 374–380 (2008b)

    Article  Google Scholar 

  10. J.I. Park, H. Lee, Area-efficient truncated Berlekamp–Massey architecture for Reed–Solomon decoder. Electron. Lett. 47(4), 241–243 (2011)

    Article  Google Scholar 

  11. J.I. Park, J. Yeon, S.J. Yang, H. Lee, An ultra high-speed time-multiplexing Reed–Solomon-based FEC architecture, in SoC Design Conference (ISOCC), 2012 International (2012), pp. 451–454

  12. D.V. Sarwate, N.R. Shanbhag, High-speed architectures for Reed–Solomon decoders. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(5), 641–655 (2001)

    Article  Google Scholar 

  13. H. Shao, L. Deutsch, J. Yuen, T. Truong, I. Reed, A VLSI design of a pipeline Reed–Solomon decoder. IEEE Trans. Comput. 34, 393–403 (1985). https://doi.org/10.1109/TC.1985.1676579

    Article  MathSciNet  MATH  Google Scholar 

  14. L. Song, M.L. Yu, M.S. Shaffer, 10- and 40-Gb/s forward error correction devices for optical communications. IEEE J. Solid State Circuits 37(11), 1565–1573 (2002)

    Article  Google Scholar 

  15. Telecommunication Standardization Section, International Telecommunication Union (1996) ITU-T Recommendation G.975. Forward error correction for submarine systems

  16. Y. Wu, New scalable decoder architectures for Reed–Solomon codes. IEEE Trans. Commun. 63(8), 2741–2761 (2015)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Javier Valls.

Additional information

This work is funded by the Spanish Ministerio de Economía y Competitividad and FEDER under the Grant TEC2015-70858-C2-2-R.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Perrone, G., Valls, J., Torres, V. et al. Reed–Solomon Decoder Based on a Modified ePIBMA for Low-Latency 100 Gbps Communication Systems. Circuits Syst Signal Process 38, 1793–1810 (2019). https://doi.org/10.1007/s00034-018-0938-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-018-0938-x

Keywords

Navigation