Skip to main content
SpringerLink
Log in

ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper, ON/OFf logIC (ONOFIC) approach is applied in pull-up network of domino Fin Field-Effect Transistor (FinFET) gates. With this approach, 2-, 4-, 8- and 16-input OR gates are simulated with 32-nm FinFET technology node and compared with standard footless domino gate and LECTOR-based domino gate. In LP mode, proposed ONOFIC pull-up domino gates reduce subthreshold leakage power up to 21.9% compared to standard footless domino gates and reduce by 2.04–40.2% compared to LECTOR-based domino gates at 25 °C. At 110 °C, proposed ONOFIC pull-up domino gates reduce subthreshold leakage power up to 17.8% compared to standard footless domino gates and reduce up to 41.7% compared to LECTOR-based domino gates. In SG mode, proposed ONOFIC pull-up domino gates reduce subthreshold leakage power by 8.1% compared to standard footless domino gates and reduce by 60.4–69.5% when compared to LECTOR-based domino gates at 25 °C. At 110 °C, proposed ONOFIC pull-up domino gates reduce subthreshold leakage power up to 11.3% compared to standard footless domino gates and reduce by 44.8–66.9% compared to LECTOR-based domino gates.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20

Similar content being viewed by others

References

  1. M.W. Allam, M.H. Anis, M.I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, in IEEE/ACM International Symposium on Low Power Electronics and Design (2000), pp. 145–160. https://doi.org/10.1145/344166.344562

  2. M. Asyaei, A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron. Integr. VLSI J. 51, 61–71 (2015)

    Article  Google Scholar 

  3. X.X. Cui, K.S. Ma, K. Liao, N. Liao, D. Wu, W. Wei, R. Li, D. S. Yu, A dynamic-adjusting threshold-voltage scheme for FinFETs low power designs, in IEEE International Symposium on Circuits and Systems (ISCAS, 2013), pp. 129–132. https://doi.org/10.1109/ISCAS.2013.6571799

  4. A.K. Dadoriya, K. Khare, T.K. Gupta, R.P. Singh, Ultra-low power FinFET-based domino circuit. Int. J. Electron. 104(6), 278–285 (2017)

    Google Scholar 

  5. T.K. Gupta, K. Khare, Lector with footed-diode inverter: a technique for leakage reduction in domino circuits. J. Circuits Syst. Signal Process. 32, 2707–2722 (2013)

    Article  Google Scholar 

  6. N. Hanchate, N. Ranganathan, LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 196–205 (2004)

    Article  Google Scholar 

  7. J.T. Kao, A.P. Chandrakasan, Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circuits 35(7), 1009–1018 (2000)

    Article  Google Scholar 

  8. J. Kao, Dual threshold voltage domino logic, in Proceedings of the 25th European Solid-State Circuits Conference (1999), pp. 118–121

  9. A. Keshavarzi, C.F. Hawkins, K. Roy, V. De, Effectiveness of reverse body bias for low power CMOS circuits, in Proceeding of 8th NASA Symposium VLSI Design (1999), pp. 2.3.1–2.3.9

  10. V. Kursun, E.G. Friedman, Domino logic with variable threshold voltage keeper. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1080–1093 (2003)

    Article  Google Scholar 

  11. V. Kursun, E.G. Friedman, Node voltage dependent subthreshold leakage current characteristics of dynamic circuits, in Proceedings of International Symposium on Signals, Circuits and Systems (2003), pp. 104–109. https://doi.org/10.1109/ISQED.2004.1283658

  12. V. Kursun, E.G. Friedman, Sleep switch dual threshold voltage domino logic with reduced standby leakage current. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(5), 485–496 (2004)

    Article  Google Scholar 

  13. C.Y. Lee, N.K. Jha., FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, in Proceedings of IEEE International Conference on Computer Design (ICCD 2009), pp. 350–357. https://doi.org/10.1109/ICCD.2009.5413133

  14. S. Mukhopadhyay, C. Neau, R.T. Cakici, A. Agarwal, C.H. Kim, K. Roy, Gate leakage reduction for scaled devices using transistor stacking. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(4), 716–730 (2003)

    Article  Google Scholar 

  15. A. Muttreja, N. Agarwal, N.K. Jha, CMOS logic design with independent-gate FinFETs, in Proceedings of 2007 25th International Conference on Computer Design (ICCD 2007), pp. 560–567. https://doi.org/10.1109/ICCD.2007.4601953

  16. M. Nasserian, M. Kafi-Kangi, M. Maymandi-Nejad, F. Moradi, A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates. Integr. VLSI J. 52, 129–141 (2016)

    Article  Google Scholar 

  17. Predictive Technology Model. http://www.eas.asu.edu/~ptm

  18. K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91(2), 305–327 (2003). https://doi.org/10.1109/JPROC.2002.808156

    Article  Google Scholar 

  19. V.K. Sharma, M. Pattanaik, B. Raj, ONOFIC approach: low power high speed nanoscale VLSI circuits design. Int. J. Electron. 101(1), 61–73 (2014)

    Article  Google Scholar 

  20. S. Shingematsu, S. Mutoh, Y. Matsuya, J. Yamada, A 1 V high-speed MTCMOS circuit scheme for power-down application, in Proceedings of IEEE International Symposium VLSI Circuits (1995), pp. 125–126

  21. S. Thompson, P. Packan, M. Bohr, Linear versus saturated drive current: tradeoffs in super steep retrograde well engineering, in Digest of Technical Papers Symposium on VLSI Technology (1996), pp. 154–155

  22. S. Tyagi et al., A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects, in Digest of Technical Papers on International Electron Devices Meeting (2000), pp. 567–570

  23. L. Wei, Z. Chen, K. Roy, M.C. Johnson, Y. Ye, V.K. De, Design and optimization of dual threshold circuits for low voltage low power applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 7(1), 16–24 (1999)

    Article  Google Scholar 

  24. W.K. Yeh, J.W. Chou, Optimum halo structure for sub-0.1/spl mu/m CMOSFETs. IEEE Trans. Electron Devices 48(10), 2357–2362 (2001)

    Article  Google Scholar 

  25. F.L. Zheng, C.S. Liu, J.Q. Ren, Y.L. Shi, Y.B. Sun, X.J. Li, Analytical capacitance model for 14 nm FinFET considering dual-k spacer. Chin. Phys. B 26(7), 077303 (2017)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, M.P., 462003, India

    Vijay Kumar Magraiya & Tarun Kumar Gupta

Authors
  1. Vijay Kumar Magraiya
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Tarun Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vijay Kumar Magraiya.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Magraiya, V.K., Gupta, T.K. ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction. Circuits Syst Signal Process 38, 2564–2587 (2019). https://doi.org/10.1007/s00034-018-0980-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-018-0980-8

Keywords

Search

Navigation