Skip to main content
SpringerLink
Log in

An Energy-Efficient and Approximate Accelerator Design for Real-Time Canny Edge Detection

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper proposes a dedicated hardware design approach focused on the adoption of state-of-the-art approximate adders (AAs) for the design of CMOS (complementary metal–oxide–semiconductor) Canny edge detection hardware accelerators. The proposed method leverages state-of-the-art AAs in the compute-intensive Gaussian and Gradient filter steps of the Canny edge detection algorithm. The key objectives of our accelerator architecture are: (1) to provide real-time Canny edge operation by proposing an energy-efficient ASIC (application specific integrated circuit) architecture and (2) to further reduce energy consumption when adopting the proposed design-time approach for approximate arithmetic operations. The proposed accelerator architecture considers two methods for the magnitude computation: (1) the square root operator and (2) the absolute operator. All proposed architectures herein developed were described in VHDL and synthesized in a 45 nm digital CMOS ASIC design. Results show that the baseline architecture takes only 0.42 ms to process an 8-bit 512 × 512 pixels image at a maximum VLSI operating frequency of 631 MHz. When considering all the approximate architecture versions and the methods for magnitude computation, the maximum energy reduction achieved is 44.3% when compared to the baseline architecture in an iso-performance analysis. This significant energy reduction is achieved when an average F measure quality metric equal to 0.79 is obtained.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1

Adapted from [36]

Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

References

  1. D.G. Bailey, The advantages and limitations of high level synthesis for FPGA based image processing, in 9th International Conference on Distributed Smart Cameras, Seville, pp. 134–139 (2015)

  2. L. Benda, Hardware Acceleration for Image Processing [Online]. http://biorob2.epfl.ch/pages/studproj/birg67936/rapport.pdf

  3. Cadence Encounter RTL Compiler v. 8.10 [Online]. www.cadence.com

  4. J. Canny, A computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 8(6), 679–698 (1986)

    Article  Google Scholar 

  5. H.K. Fung, K.H. Wong, A multiplier-less implementation of the canny edge detector on FPGA and microcontroller. Int. J. Comput. Theory Eng. 9(3), 172–178 (2017)

    Article  Google Scholar 

  6. C. Gentsos,. Sotiropoulou, S. Nikolaidis, N. Vassiliadis, Real-time canny edge detection parallel implementation for FPGAs, in 17th IEEE International Conference on Electronics, Circuits, and Systems, Athens, pp. 499–502 (2010)

  7. B. Green, Canny edge detection tutorial (2016). http://dasl.mem.drexel.edu/alumni/bGreen/www.pages.drexel.edu/_weg22/can_tut.html

  8. V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124–137 (2013)

    Article  Google Scholar 

  9. J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in 18th IEEE European Test Symposium (ETS), Avignon, pp. 1–6 (2013)

  10. K. He, A. Gerstlauer, M. Orshansky, Controlled timing-error acceptance for low energy IDCT design, in Design, Automation and Test in Europe Conference and Exhibition (DATE), Grenoble, pp. 1–6 (2011)

  11. W. He, K. Yuan, An improved canny edge detector and its realization on FPGA, in 7th World Congress on Intelligent Control and Automation, Chongqing, pp. 6561–6564 (2008)

  12. J. Hu, W. Qian, A new approximate adder with low relative error and correct sign calculation, in 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, pp. 1449–1454 (2015)

  13. J. Huang, J. Lach, Exploring the fidelity-efficiency design space using imprecise arithmetic, in 16th Asia and South Pacific Design Automation Conference, pp. 579–584 (2011)

  14. D.S. Khudia, B. Zamirai, M. Samadi, S. Mahlke, Quality control for approximate accelerators by error prediction. IEEE Des. Test 33(1), 43–50 (2016)

    Article  Google Scholar 

  15. I. Kuon, J. Rose, Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 203–215 (2007)

    Article  Google Scholar 

  16. X. Li, J. Jiang, Q. Fan, An improved real-time hardware architecture for canny edge detection based on FPGA, in International Conference on Intelligent Control and Information Processing, pp. 445–449 (2012)

  17. Y. Li, W. Chu, A new non-restoring square root algorithm and its VLSI implementations, in International Conference on Computer Design, Austin, pp. 538–544 (1996)

  18. D. Martin, C. Fowlkes, D. Tal, J. Malik, A database of human segmented natural images and its application to evaluating segmentation algorithms and measuring ecological statistics, in Eighth IEEE International Conference on Computer Vision, pp. 416–423 (2001)

  19. D.R. Martin, C.C. Fowlkes, J. Malik, Learning to detect natural image boundaries using local brightness, color, and texture cues. IEEE Trans. Pattern Anal. Mach. Intell. 26(5), 530–549 (2004)

    Article  Google Scholar 

  20. NanGate 45 nm Open Cell Library [Online]. www.nangate.com/?page_id=22

  21. H. Neoh, A. Hazanchuck, Adaptive edge detection for real-time video processing using FPGAs, Altera Corp., San Jose, Application note (2005)

  22. J. Oliveira, L. Soares, E. Costa, S. Bampi, Exploiting approximate adder circuits for power-efficient Gaussian and Gradient filters for Canny edge detector algorithm, in 2016 IEEE 7th Latin American Symposium on Circuits and Systems (LASCAS), Florianópolis, pp. 379–382 (2016)

  23. J. Park, J.H. Choi, K. Roy, Dynamic bit-width adaptation in DCT: an approach to trade off image quality and computation energy. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(5), 787–793 (2010)

    Article  Google Scholar 

  24. P.R. Possa, S.A. Mahmoudi, N. Harb, C. Valderrama, P. Manneback, A multi-resolution FPGA-based architecture for real-time edge and corner detection. IEEE Trans. Comput. 63(10), 2376–2388 (2014)

    Article  MathSciNet  Google Scholar 

  25. A. Raj, C. Jose, M.H. Supriya, Hardware realization of canny edge detection algorithm for underwater image segmentation using field programmable arrays. J. Eng. Sci. Technol. 12(9), 2536–2550 (2017)

    Google Scholar 

  26. D.V. Rao, M. Venkatesan, An efficient reconfigurable architecture and implementation of edge detection algorithm using Handle-C, in International Conference on Information Technology: Coding and Computing, pp. 1–5 (2004)

  27. D. Sangeetha, P. Deepa, An efficient hardware implementation of canny edge detection algorithm, in International Conference on VLSI Design, pp. 457–462 (2016)

  28. L. Soares, E. Costa, S. Bampi, Approximate adder synthesis for area- and energy- efficient FIR filters in CMOS VLSI, in 13th IEEE International NEW Circuits and Systems (NEWCAS), Grenoble, pp. 1–4 (2015)

  29. L.B. Soares, E.A.C. da Costa, S. Bampi, Design of area and energy-efficient digital CMOS FIR filters with approximate adder circuits. Analog Integr. Circuits Signal Process. 89(1), 99–109 (2016)

    Article  Google Scholar 

  30. K.D.M. Sundaram, M. Thulairam, D.S. Vanaja, A distributed canny edge detection and its implementation on FPGA. Int. J. Adv. Res. Comput. Sci. Softw. Eng. 8(4), 137–144 (2018)

    Google Scholar 

  31. A.K. Verma, P. Brisk, P. Ienne, Variable latency speculative addition: a new paradigm for arithmetic circuit design, in Design, Automation and Test in Europe—DATE ‘08, pp. 1–6 (2008)

  32. Q. Xu, S. Varadarajan, C. Chakrabarti, A distributed canny edge detector: algorithm and FPGA implementation. IEEE Trans. Image Process. 23(7), 2944–2960 (2014)

    Article  MathSciNet  Google Scholar 

  33. R. Ye, T. Wang, F. Yuan, R. Kumar, Q. Xu, On reconfiguration-oriented approximate adder design and its application, in 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, pp. 48–54 (2013)

  34. N. Zhu, W.L. Goh, G. Wang, K.S. Yeo, Enhanced low-power high-speed adder for error-tolerant application, in 2010 International SoC Design Conference (ISOCC), pp. 323–327 (2010)

  35. N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application, in Proceedings of the 2009 12th International Symposium on Integrated Circuits, ISIC ‘09, pp. 69–72 (2009)

  36. N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo, K.S. Kong, Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. Syst. 18(8), 1225–1229 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Graduate Program in Microelectronics, Informatics of Federal University of Rio Grande do Sul (UFRGS), Av. Bento Gonçalves, Porto Alegre, 9500, Brazil

    Leonardo Bandeira Soares & Sergio Bampi

  2. Graduate Program in Electronic Engineering and Computing, Catholic University of Pelotas (UCPEL), Rua Gonçalves Chaves, Pelotas, 373, Brazil

    Julio Oliveira & Eduardo Antonio César da Costa

Authors
  1. Leonardo Bandeira Soares
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Julio Oliveira
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Eduardo Antonio César da Costa
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Sergio Bampi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Leonardo Bandeira Soares.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Soares, L.B., Oliveira, J., da Costa, E.A.C. et al. An Energy-Efficient and Approximate Accelerator Design for Real-Time Canny Edge Detection. Circuits Syst Signal Process 39, 6098–6120 (2020). https://doi.org/10.1007/s00034-020-01448-0

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-020-01448-0

Keywords

Search

Navigation