Skip to main content
SpringerLink
Log in

Area and Power Efficient AVLS-TSPC-Based Diffused Bit Generator for Key Generation

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The diffused bit generator (DBG) is an entropy generator that generates a stream of random bits. DBG is realized using a linear feedback shift register (LFSR) and cellular automata (CA). LFSR and CA are realized using flip-flops and XOR gates. The flip-flops required are designed using true single-phase clock (TSPC)-based logic to minimize the area and power of the LFSR and CA circuits. The XOR gates used in the circuits are realized either using a 12-transistor (12T) or a 6-transistor (6T). To further reduce power dissipation in the DBG circuit, low-power techniques are incorporated. In the proposed 8-bit DBGs, the adaptive voltage level at source (AVLS) is incorporated to reduce power consumption. The circuits are realized using Cadence Virtuoso in CMOS 180 nm technology, and Specter is used for simulation and power analysis. The DBG functionality is assessed for frequencies ranging up to 1 GHz with a supply voltage of 1.8 V. From the results, it was inferred that at 1 GHz the proposed-1 DBG (using a 12T XOR gate) is 94.05% power efficient; while, the proposed-2 DBG (using a 6T XOR gate) is 90.27% power efficient when compared to the reference circuits. Implementation of the proposed-1 DBG was also carried out in CMOS 45 nm technology, the functionality was verified and the power was analyzed. A similar trend of power reduction was observed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

Data Availability

Data sharing is not applicable to this article as no datasets were generated or analyzed during the current study.

References

  1. P.P. Ambalal, A.A. Angeline, V.S.K. Bhasskaran, TSPC based dynamic linear feedback shift register. Microelectron. Electromagn. Telecommun. 62, 655–662 (2015)

    Google Scholar 

  2. P. Anirvinnan, V.S. Parashar, D.A. Bharadwaj, P.B. Siddaiah, Low power AVLS-TSPC based 2/3 pre-scaler. Int. J. Eng. Adv. Technol. 9(1), 6687–6693 (2019)

    Article  Google Scholar 

  3. D.A. Bharadwaj, P. Anirvinnan, B.S. Premanada, A low power diffused bit generator as a TRNG for cryptographic key generation. In: International Conference on Distributed Computing, VLSI Electrical Circuits, and Robotics. pp. 187–192, (2021)

  4. P. Burrascano, A. Pirani, M. Ricci, Exploiting pseudo orthogonal PN-sequences for ultrasonic imaging system. World Congress Comput. Sci. Inf. Eng. 7, 181–185 (2009)

    Google Scholar 

  5. I. Cicek, A.E. Pusane, G. Dundar, A novel design method for discrete-time chaos based true random number generators. Integr. VLSI J. 47(1), 38–47 (2014)

    Article  Google Scholar 

  6. L. Dejun, P. Zhen, Research of true random number generator based on PLL at FPGA. Proc. Eng. 29, 2432–2437 (2012)

    Article  Google Scholar 

  7. M.G. Ganavi, B.S. Premananda, Design of low-power square root carry select adder and wallace tree multiplier using adiabatic logic. In: Springer Lecture Notes in Electrical Engineering. vol. 545, pp. 767–781, (2018)

  8. H. Hata, S. Ichikawa, FPGA implementation of metastability based true random number generator. IEICE Trans. Inf. Syst. 95(2), 426–436 (2012)

    Article  Google Scholar 

  9. Z. Huanguo, W. Yuhua, W. Bangju, W. Xiaoping, Evolutionary random sequence generators based on LFSR. Wuhan Univ. J. Nat. Sci. 12, 75–78 (2017)

    Google Scholar 

  10. N. T. Huyen, P. T. Hiep, Proposing adaptive PN sequence length scheme for testing non-destructive structure using DS-UWB. in 3rd International Conference on Recent Advances in Signal Processing, Telecommunications & Computing. pp. 10–14 (2019)

  11. K.J. Lee, C.A. Njinda, M.A. Breuer, A switch-level test generation system for CMOS combinational circuits. IEEE Trans. Comput. Aid. Des. 13(5), 625–637 (1994)

    Article  Google Scholar 

  12. S. Mitchum Digital implementation of a true random number generator. PhD Thesis and dissertations. Virginia Commonwealth University, USA. pp. 1–93 (2010)

  13. A. Mitra, A. Kundu, C. Das, Cost effective PRNG using ELCA: a BIST application. in International Conference on Automation Control Energy and Systems. pp. 1–6, (2014)

  14. A. Parveen, T.T. Selvi, (2019) Power efficient design of adiabatic approach for low power VLSI circuits. in International Conference on Electrical Energy Systems, pp. 1–4 (2019)

  15. B.S. Premanada, S. Sreedhar, Low-power phase frequency detector using hybrid AVLS and LECTOR techniques for low-power PLL. Adv. Electr. Electron. Eng. 20(3), 294–303 (2022)

    Google Scholar 

  16. S. Rajagopalan, S. Rethinam, G. Lakshmi, P. Mounika, R. Vani, D. Chandana, Diffused bit generator model for TRNG application at CMOS 45nm technology. in International Conference on Microelectronic Devices Circuits and Systems. (1), pp. 1–5 (2017)

  17. P.B. Siddaiah, N.K. Jayanthi, S.H. Managoli, Low power square root carry select adder using AVLS-TSPC-based D flip-flop. Electr. J. 22(1), 109–118 (2021)

    Google Scholar 

  18. P.B. Siddaiah, S. Narsepalli, S. Mittal, A. Rehman, Area and power efficient divide-by-32/33 dual-modulus pre-scaler using split-path TSPC with AVLS for frequency divider. J. Electr. Eng. 74(5), 403–412 (2023)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ETE, RV College of Engineering, Bengaluru, 560059, India

    B. S. Premananda, Abdur Rehman & P. Megha

Authors
  1. B. S. Premananda
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Abdur Rehman
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. P. Megha
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to B. S. Premananda.

Ethics declarations

Conflict of interest

The authors declare that they have no known conflict of interest that could have appeared to influence the work reported in this study.

Consent to Participate

This manuscript is approved by all authors for publication.

Ethical Approval

This article does not contain any studies with human participants or animals performed by any of the authors.

Informed Consent

Informed consent was obtained from all individual participants included in the study.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Premananda, B.S., Rehman, A. & Megha, P. Area and Power Efficient AVLS-TSPC-Based Diffused Bit Generator for Key Generation. Circuits Syst Signal Process 43, 3102–3117 (2024). https://doi.org/10.1007/s00034-023-02596-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-023-02596-9

Keywords

Search

Navigation