Skip to main content
Springer Nature Link
Log in

Design of a Ternary Logic Processor Using CNTFET Technology

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The design of a Ternary Logic Processor using CNTFETs (Carbon-Nanotube-Field-Effect-Transistor) is a challenging task, but it also has the potential to offer significant advantages over the traditional binary logic processors based on CMOS (Complementary-Metal-Oxide-Semiconductor) technology. This paper presents the design and implementation of a Ternary Logic Processor (TLP) using CNTFETs. The TLP is a single-cycle processor that operates on three-trit data. An Instruction Set Architecture (ISA) is defined, at first, for this TLP that consists of instructions of the Register type, Load-store type, Immediate type, and branch type. Based on the ISA, the architecture of the CNTFET-based TLP is proposed and the transistor level designs of the TLPs’ fundamental blocks like the Ternary Instruction Fetch (TIF), Ternary Register File (TRF), Ternary Arithmetic and Logic Unit (TALU) and Ternary Data Memory (TDM) are presented. HSPICE simulations using a standard CNTFET model, are performed for the TLP and the TLPs’ individual blocks and the performance parameters like the power consumption, propagation delay, and the number of CNTFETs required are calculated. In addition to this, the functionality of the processor is verified using a few of the standard programs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Y. Choi, S. Kim, K. Lee, S. Kang, Design and Analysis of a Low-Power Ternary SRAM, (2021), pp. 1–4

  2. R.M.P. Choudhary Vidhi, Design of CNTFET-based ternary processor for IoT Devices. In Smart Buildings Digitalization (2022), p. 15

  3. J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195–3205 (2007)

    Article  Google Scholar 

  4. J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)

    Article  Google Scholar 

  5. S. Gadgil, G.N. Sandesh, C. Vudadha, Power efficient designs of cntfet-based ternary sram. Microelectron. J. 139, 105884 (2023)

    Article  Google Scholar 

  6. S. Gadgil, C. Vudadha, Design of cntfet-based ternary alu using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)

    Article  Google Scholar 

  7. S. Gadgil, C. Vudadha, Novel design methodologies for cnfet-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289–298 (2022)

    Article  Google Scholar 

  8. G. Hills et al., Understanding energy efficiency benefits of carbon nanotube field effect transistors for digital VLSI. IEEE Trans. Nanotechnol. 17, 1259–1269 (2018)

    Article  Google Scholar 

  9. G. Hills et al., Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595–602 (2019). https://doi.org/10.1038/s41586-019-1493-8

    Article  Google Scholar 

  10. S.C. Hu, Ternary Digital Systems (1967). URL https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/5138jj274

  11. D. Kam et al., Design and evaluation frameworks for advanced risc-based ternary processor. In 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2022), pp. 1077–1082

  12. S. Karthikeyan, M.C. Karan Reddy, P.R. Monica, Design of cntfet-based ternary control unit and memory for a ternary processor. In 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (2017), pp. 1–4

  13. S. Kim, S.-Y. Lee, S. Park, K.R. Kim, S. Kang, A logic synthesis methodology for low-power ternary logic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 3138–3151 (2020)

    Article  Google Scholar 

  14. S. Lin, Y. Kim, F. Lombardi, Cntfet-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10, 217–225 (2011)

    Article  Google Scholar 

  15. M.H. Moaiyeri, M.K.Q. Jooq, A. Al-Shidaifat, H. Song, Breaking the limits in ternary logic: an ultra-efficient auto-backup/restore nonvolatile ternary flip- flop using negative capacitance cntfet technology. IEEE Access 9, 132641–132651 (2021)

    Article  Google Scholar 

  16. A. Mohammaden, M.E. Fouda, I. Alouani, L.A. Said, A.G. Radwan, Cntfet design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)

    Article  Google Scholar 

  17. M. Mukaidono, Regular ternary logic functions ternary logic functions suitable for treating ambiguity. IEEE Trans. Comput. 35, 179–183 (1986). https://doi.org/10.1109/TC.1986.1676738

    Article  Google Scholar 

  18. S.L. Murotiya, A. Gupta, Design of high speed ternary full adder and three-input XOR circuits using CNTFETs. In 2015 28th International Conference on VLSI Design (2015), pp. 292–297. http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7031749.

  19. S.L. Murotiya, A. Gupta, Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology. Int. J. Electron. 103, 913–927 (2016)

    Google Scholar 

  20. S. Narkhede, G. Kharate, B. Chaudhari, Design and implementation of an efficient instruction set for ternary processor. Int. J. Comput. Appl. 83, 33–39 (2013)

    Google Scholar 

  21. S. Nemati, M. Haghi Kashani, R. Faghih Mirzaee, Comprehensive survey of ternary full adders: statistics, corrections, and assessments. IET Circuits Dev. Syst. 17, 111–134 (2023). https://doi.org/10.1049/cds2.12152

    Article  Google Scholar 

  22. V. Prasad, A. Banerjee, D. Das, Design of ternary encoder and decoder using cntfet. Int. J. Electron. 109, 135–151 (2022)

    Article  Google Scholar 

  23. K. Rahbari, S.A. Hosseini, Novel ternary d-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU-Int. J. Electron. C. 109, 107–120 (2019)

    Google Scholar 

  24. D.A. Rich, A survey of multivalued memories. IEEE Trans. Comput. 35, 99–106 (1986). https://doi.org/10.1109/TC.1986.1676727

    Article  Google Scholar 

  25. University, S. Stanford University CNFET model Website. Stanford University, Stanford, CA [Online] (2008). https://nano.stanford.edu/stanford-cnfet-model.

  26. S.K. Sahoo, K. Dhoot, R. Sahoo, High performance ternary multiplier using CNTFET. Proc. IEEE Comput. Soc. Annu. Symp. VLSI ISVLSI 2018, 269–274 (2018)

    Google Scholar 

  27. T. Sharma, L. Kumre, Energy-efficient ternary arithmetic logic unit design in CNTFET technology. Circuits Syst. Signal Process. (2019). https://doi.org/10.1007/s00034-019-01318-4

    Article  Google Scholar 

  28. T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based d-flip-flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)

    Article  Google Scholar 

  29. B. Srinivasu, K. Sridharan, Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Exp. Briefs 63, 753–757 (2016)

    Google Scholar 

  30. B. Srinivasu, K. Sridharan, A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Tran. Circuits Syst. I Regul. Pap. 64, 2146–2159 (2017)

    Article  Google Scholar 

  31. B. Srinivasu, K. Sridharan, Low-power and high-performance ternary sram designs with application to cntfet technology. IEEE Trans. Nanotechnol. 20, 562–566 (2021)

    Article  Google Scholar 

  32. Tabrizchi, S., Angizi, S. & Roohi, A. Design and Evaluation of a Robust Power Efficient Ternary SRAM Cell, (2022), pp. 1–4

  33. C. Vudadha, S.P. Parlapalli, M.B. Srinivas, Energy efficient design of CNFET- based multi-digit ternary adders. Microelectron. J. 75, 75–86 (2018). https://doi.org/10.1016/j.mejo.2018.02.004

    Article  Google Scholar 

  34. C.K. Vudadha, M. Srinivas, Design methodologies for ternary logic circuits. Proc. Int. Symp. Multiple-Valued Logic 2018, 192–197 (2018)

    MathSciNet  Google Scholar 

  35. J. Yoon, S. Baek, S. Kim, S. Kang, Optimizing ternary multiplier design with fast ternary adder. IEEE Trans. Circuits Syst. Express Briefs 70(2), 766–770 (2022)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science Pilani, Hyderabad Campus, Shamirpet, Hyderabad, Telangana, 500078, India

    Sharvani Gadgil, Goli Naga Sandesh & Chetan Vudadha

Authors
  1. Sharvani Gadgil
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Goli Naga Sandesh
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Chetan Vudadha
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Sharvani Gadgil.

Ethics declarations

Conflict of interest

There is no conflict of interest in the current study.

Data Availability

No datasets were generated or analysed during the current study.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gadgil, S., Sandesh, G.N. & Vudadha, C. Design of a Ternary Logic Processor Using CNTFET Technology. Circuits Syst Signal Process 43, 5809–5833 (2024). https://doi.org/10.1007/s00034-024-02726-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-024-02726-x

Keywords