Skip to main content
Springer Nature Link
Log in

RETRACTED ARTICLE: A 9-bit pseudo-noise-based calibrated successive approximation ADC with differential/integral nonlinearity enhancement

  • Optimization
  • Published:
Soft Computing Aims and scope Submit manuscript

This article was retracted on 28 October 2024

This article has been updated

Abstract

Analog to digital converters is becoming crucial in every electronically operated device. Though the functional specifications are setting higher thresholds as the architectures of the ADC are old. The successive approximation register (SAR) type analog to digital converter (ADC) is the optimal ADC architecture for both power and speed computations. Additional calibrations are required to avoid intricate converter designs for attaining the growing demands. In this paper, a 9-Bit SAR ADC with pseudo-noise injection calibration algorithm with capacitive digital to analog converter (DAC) is simulated using MATLAB to compensate for static errors. The designed ADC shows 72.3 dB spurious-free dynamic range (SFDR) after calibration with improved integral non-linearity (INL) and differential non-linearity (DNL) from − 16/+ 20 to ± 0.84 and − 1.2/+ 3.2 to ± 0.38 LSB, respectively. The circuit with desired specifications is modelled by using cadence virtuoso semiconductor laboratory 0.18 µm process design kit (PDK). The design reduces the utilization of complex architectures of ADC by utilizing additional circuitry.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

Change history

References

  • Adupa C, Mannepalli C, Ijjada SR (2020) 5V-0.18 µm: 9-bit SAR ADC with SFDR 76.59 dB. Solid State Technol 63(6):13730–13737

  • Chaithanya M, Sreenivasa RK, Ijjada SR (2019) Design of a two-stage operational amplifier with zero compensation for accurate bandgap reference circuit. J Acta Physica Polonica A 135(5):977–979

    Article  Google Scholar 

  • Chakradhar A (2019) Design of a high speed and low power sample and hold circuit for 16 bit ADC. IJITEE 9(2S3)

  • Chakradhar A, Srivastava RK, Ijjada SR (2019) Calibration techniques of analog to digital converters (ADCs). IJITEE 8(12S):415–419

    Article  Google Scholar 

  • Chiu Y (2018) A framework of digital-domain background calibration of multi-step ADC using pseudorandom test signal injection

  • Chung YH, Yen CW, Tsai PK, Chen BW (2018) A 12-bit 40-MS/s SAR ADC with a fast-binary-window DAC switching scheme. IEEE Trans Very Large Scale Integr (VLSI) Syst 26(10):1989–1998

  • Ginsburg BP, Chandrakasan AP (2005) An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In: International symposium on ISCAS 2005, vol 1. IEEE, pp 184–187

  • Kianpour I, Majid B-N (2012) 78 nW ultra-low-power 17 kS/s two-step-successive approximation register analog-to-digital converter for RFID and sensing applications. IET Circuits Devices Syst 6(6):397–405

    Article  Google Scholar 

  • Li J, Moon U-K (2003) Background calibration techniques for multistage pipelined ADCs with digital redundancy. IEEE Trans Circ Syst II: Analog Digital Signal Proc 50:531–538

    Google Scholar 

  • Li H, Maddox M, Coin MCW, Buckley W, Hummerston D, Naeem N (2018a) A signal-independent background-calibrating 20b 1 ms/S SAR ADC with 0.3 ppm INL. In: IEEE international solid-state circuits conference—(ISSCC), pp 242–244

  • Li D, Zhu Z, Ding R, Liu M, Yang Y, Sun N (2018b) A 10-bit 600-MS/s time-interleaved SAR ADC with interpolation-based timing skew calibration. IEEE Trans Circuits Syst II Express Briefs 66(1):16–20

    Google Scholar 

  • Lien Y-C (2012) A 4.5-mw 8-b 750-ms/s 2-b/step asynchronous sub-ranged SAR ADC in 28-nm CMOS technology. In: 2012 Symposium on VLSI circuits (VLSI), pp 88–89

  • Lin Y-Z, Liu C-C, Huang G-Y, Shyu Y-T, Chang S-J (2010) A 9-bit 150-ms/s 1.53-mw Sub-ranged SAR ADC in 90-nm CMOS. In: 2010 IEEE symposium on VLSI circuits (VLSI), pp 243–244

  • Liu CC, Chang SJ, Huang GY, Lin YZ (2010) A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE J Solid State Circuits 45(4):731–740

    Article  Google Scholar 

  • Liu W, Huang P, Chiu Y (2012) A 12-bit 50-Ms/S 3.3-Mw SAR ADC with background digital calibration. In: Custom integrated circuits conference (CICC), 2012. IEEE, pp 1–4

  • Lu C-W, Ping-Yeh Y (2018) A 10-bit two-stage R-DAC with isolating source followers for TFT-LCD and AMOLED column-driver ICs. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(2):326–336

  • Manganaro G (2012) Advanced data converters. Cambridge University Press, Cambridge

    Google Scholar 

  • Murmann B (2006) Digitally assisted analog circuits. In: IEEE Dallas/CAS workshop on design, applications, integration, and software, pp 23–30

  • Murmann B (2008) A/D converter trends: power dissipation, scaling and digitally assisted architectures. In: IEEE custom integrated circuits conference, pp 105–112

  • Murmann B, Boser BE (2003) A 12-bit 75-Ms/S pipelined ADC using open-loop residue amplification. IEEE J Solid State Circuits 38(12):2040–2050

    Article  Google Scholar 

  • Murmann B, Boser BE (2007) Digital domain measurement and cancellation of residue amplifier nonlinearity in pipelined ADCs. IEEE Trans Instrum Meas 56(6):2504–2514

    Article  Google Scholar 

  • Shasidhar K, Ijjada SR (2019) 1.5 mW, 14.68 V/µS-Low power and high-speed comparator design for ADC applications. Int J Innov Technol Explor Eng 8(6S4):1322–1326

    Article  Google Scholar 

  • Shasidhar K, Ijjada SR, Naresh B (2019) A 75 μW two-stage Op-Amp using 0.18 μm CMOS technology for high-speed operations. J Acta Physica Polonica A 135(5):1075–1077

    Article  Google Scholar 

  • Srikanth Y, Prasad CR, Danthamala K, Rao P, Chakradhar A (2020) Digital error correction logic for pipelined ADC using 1.5 bits/stage. In: IOP conference series: materials science and engineering, vol 981. Doi:https://doi.org/10.1088/1757-899X/981/3/032046.

  • Su S, Tsai T-I, Sharma PK (2015) A 12 bit 1 GS/s dual-rate hybrid DAC with an 8 GS/s unrolled pipeline delta-sigma modulator achieving > 75 dB SFDR over the Nyquist band. IEEE J Solid State Circuits 50(4):896–904

    Article  Google Scholar 

  • Taherzadeh-Sani M, Lotfi R, Nabki F (2014) A 10 bit 110 kS/s 1.16 uW SAR-ADC with a hybrid differential/single-ended DAC in 180 nm CMOS for multichannel biometrical applications. IEEE Trans Circuits Syst-II 61(8):584–566

  • Wang GC, Zhu Y, Chan CH, Seng-Pan U, Martins RP (2017) A missing-code-detection gain error calibration achieving 63dB SNR for an 11-bit ADC. In: ESSCIRC 2017—43rd IEEE European solid-state circuits conference. IEEE, pp 239–242

  • Wang GC, Zhu Y, Chan CH, Seng-Pan U, Martins RP (2018) Gain error calibrations for two-step ADCs: optimizations either in accuracy or chip area. IEEE Trans Very Large Scale Integr (VLSI) Syst 26(11):2279–2289

  • Zhong J, Zhu Y, Chan CH, Sin SW, Seng-Pan U, Martins RP (2017) A 12b 180 MS/s 0.068 mm 2 with full-calibration-integrated pipelined-SAR ADC. IEEE Trans Circuits Syst I Regul Pap 64(7):1684–1695

  • Zhou Y, Chiu Y (2013) Digital calibration of inter-stage nonlinear errors in pipelined SAR ADC. In: IEEE international Midwest symposium on circuits and systems (MWSCAS), pp 677–680

Download references

Author information

Authors and Affiliations

  1. Department of ECE, SR University, Warangal, Telangana, India

    Chakradhar Adupa

  2. Department of ECE, GITAM University, Visakhapatnam, Andhra Pradesh, India

    Chakradhar Adupa, Chaithanya Mannepalli & Sreenivasa Rao Ijjada

Authors
  1. Chakradhar Adupa
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Chaithanya Mannepalli
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Sreenivasa Rao Ijjada
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Chakradhar Adupa.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This article has been retracted. Please see the retraction notice for more detail: https://doi.org/10.1007/s00500-024-10265-5

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Adupa, C., Mannepalli, C. & Ijjada, S.R. RETRACTED ARTICLE: A 9-bit pseudo-noise-based calibrated successive approximation ADC with differential/integral nonlinearity enhancement. Soft Comput 26, 4289–4294 (2022). https://doi.org/10.1007/s00500-021-06419-4

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00500-021-06419-4

Keywords