Summary
In the Electronic Design and Automation (EDA) industry a gap between design and productivity exists and is even expanding. Also, consumers demand fancy products and new features at a faster pace. Consequently, to fulfill these rigid design cycles companies are reusing Intellectual Property (IP) components provided by third-party suppliers instead of creating them anew. However, no common format exists amongst companies which complicates IP exchange and reuse. Moreover, verification information, if existing, is provided separate from the IP. This paper introduces a novel approach to enable IP exchange with added verification information and metadata. To represent IP the new IP-XACT format is extended. Our developed library is able to store the extended IP with all its resources. The novel component selection strategy uses this information to retrieve matching IP based on their functionality and achieves accurate results.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Aeroflex Gaisler. GRLIB IP Library User Manual, 2008. http://gaisler.com/products/grlib/grlib.pdf–last visited 05.07.2009
Berman,V., Fazzari, S., Ussery, C., Indovina, M., Strik, M., Wilson, J., Florent, O., Rémond, F., Bricaud, P. (2006): Industrially Proving the SPIRIT Consortium Specifications for DesignChain Integration. In Proc. Design, Automation and Test in Europe DATE '06, vol. 2, 1–6, 6–10 March 2006
McGrat, D.: Si2 forms Open Modeling Coalition. Technical report, EETimes, 2005. http://www.eetimes.com/showArticle.jhtml?articleID=170703000 – last visited 04.07.2009
Haridas, V., Ramchandra, V., Santhosh, K., NXP Semiconductors (2007): Automation in IP based SoC development: Case study of a media processorsubsystem. Technical report, NXP Semiconductors
IEEE (2005): Advanced Library Format (ALF) describing integrated circuit (IC) technology, cells, and blocks. IEC 62265-2005 First edition 2005–07 IEEE Std 1603, (IEEE Std 1603): 1–300
IPextreme. Coreuse, 2009. http://www.ip-extreme.com/coreuse.html–last visited 04.07.2009
Kirchsteiger, C. M., Grinschgl, J., Trummer, C., Steger, C., Weiss, R., Pistauer, M. (2008): Automatic Test Generation From Semi-formal Specifications for Functional Verification of System-on-Chip Designs. In Proc. 2nd Annual IEEE Systems Conference, 1–8, 7–10 April 2008
Mathaikutty, D., Shukla, S. (2006a): Mining Metadata for Composability of IPs from SystemC IP Library. In Proceedings of Forum on specification and Design Languages
Mathaikutty, D., Shukla, S. (2006b): SoC Design Space Exploration through Automated IP Selection from SystemC IP Library. In Proc. IEEE International SOC Conference, 109–110, 24–27 Sept. 2006
Mathaikutty, D., Shukla, S. (2007): Type Inference for IP Composition. In Proc. 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign MEMOCODE 2007, 61–70, May 30–June 2 2007
Reynari, L. M., Cucinotta, F., Serra, A., Lavagno, L. (2001): A Hardware/Software Co-Design Flow and IP library based of Simulink. In Proc. Design Automation Conference, 593–598
Sarno, L., Wilson, R., Kwan Eo, S. Lestringand, L., Goodenough, J., Stark, G., Leef, S., Witt, D. (2007): IP Exchange: I'll Show You Mine if You Show Me Yours. In Proc. 44th ACM/IEEE Design Automation Conference DAC '07, 990–991, 4–8 June 2007
Si2. Open modelling architecture. Technical report, Si2, 2007. http://www.si2.org/?page=863 – last visited 04.07.2009
SPIRIT-Consortium. (2009): IP-XACT Version 1.5 Release. SPIRIT Consortium
Trummer, C., Kirchsteiger, C. M., Steger, C., Weiss, R., Schuhai, A., Pistauer, M., Dalton, D. (2009): A Component Selection Methodology for IP Reuse in the Design of Power-aware SoCs based on Requirements Similarity. In Proc. 3rd Annual IEEE Systems Conference, 133–138, 23–26 March 2009
Visarius, M., Lessmann, J., Hardt, W., Kelso, F., Thronicke, W. (2003): An XML format based integration infrastructure for IP based design. In Proc. 16th Symposium on Integrated Circuits and Systems Design SBCCI2003, 119–124, 8–11 Sept. 2003
Vignau, R. V. (2006): Time-to-market drives SoC Design to higher Levels of Abstraction. Embedded Systems Europe, November–December: 14–16, 2006. http://www.embedded.com/columns/technicalinsights/196600752?_requestid=166618 – last visited 05.07.2009
Wirthlin, M., Poznanovic, D., Sundararajan, P., Coppola, A., Pellerin, D., Najjar, W., Bruce, R., Babst, M., Pritchard, O., Palazzari, P. et al. (2008): OpenF-PGA CoreLib core library interoperability effort. Parallel Computing, Vol. 34: 231–244
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Ruggenthaler, C., Trummer, C., Steger, C. et al. An IP-XACT Library extended with verification information for functionality-based component selection. Elektrotech. Inftech. 127, 109–113 (2010). https://doi.org/10.1007/s00502-010-0706-5
Issue Date:
DOI: https://doi.org/10.1007/s00502-010-0706-5