Skip to main content
Log in

Proof engineering in the large: formal verification of Pentium®4 floating-point divider

  • Special section on verification of hardware-like systems
  • Published:
International Journal on Software Tools for Technology Transfer Aims and scope Submit manuscript

Abstract.

We examine the challenges presented by large-scale formal verification of industrial-size circuits, based on our experiences in verifying the class of all micro-operations executing on the floating-point division and square root unit of the Intel IA-32 Pentium®4 microprocessor. The verification methodology is based on combining human-guided mechanised theorem-proving with low-level steps verified by fully automated model-checking. A key observation in the work is the need to explicitly address the issues of proof design and proof engineering, i.e., the process of creating proofs and the craft of structuring and formulating them, as concerns on their own right.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Author information

Authors and Affiliations

Authors

Additional information

Published online: 19 November 2002

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kaivola, R., Kohatsu, K. Proof engineering in the large: formal verification of Pentium®4 floating-point divider . STTT 4, 323–334 (2003). https://doi.org/10.1007/s10009-002-0081-6

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10009-002-0081-6

Navigation