Abstract
Cloud computing systems consist of cloud client devices, which support various cloud computing services. As memory bottleneck degrades the performance of computing systems including cloud client devices, increasing the hit rates of last level caches (LLC) can improve the performance of cloud computing systems. To enhance the hit rates of LLC, we propose a new spatial locality aware prefetch technique. The proposed prefetch technique can fetch the data from main memory prior to actual requests to reduce the long latency to the main memory. To support the proposed technique, we introduce a new structure, LLC buffer which contains several memory blocks nearby the previously referenced memory block. In case that the LLC capacity is not enough, the proposed spatial locality-aware prefetch technique can improve the performance of cloud client devices significantly, especially for executing high spatial locality applications. Simulation results show that the proposed technique decreases LLC miss rates by up to 70.26 %, leading to performance improvement by up to 39.12 %.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Jalali, F., Gray, C., Vishwanath, A., Ayre, R., Alpcan, T., Hinton, K., Tucker, R.S.: Energy consumption of photo sharing in online social networks. In: 14th International Symposium on Cluster Cloud and Grid Computing, pp. 604–611. IEEE Press, Chicago (2014)
Agarwal, V., Hrishikesh, M. S., Keckler, S. W., Burger, D.: Clock rate versus IPC: the end of the road for conventional microArchitectures. In: 27th International Symposium on Computer Architecture, pp. 248–259. ACM, New York (2000)
Thilakanathan, D., Calvo, R. A., Chen, S., Nepal, S., Liu, D., Zic, J.: Secure multiparty data sharing in the cloud using hardware-based TPM devices. In: 7th International Conference on Cloud Computing (CLOUD), pp. 224–231. IEEE Press, Anchorage (2014)
Gaur, J., Chaudhuri, M., Subramoney, S.: Bypass and insertion algorithms for exclusive last-level caches. In: 38th International Symposium on Computer Architecture, pp. 81–92. ACM, New York (2013)
Patterson, D., Anderson, T.: A case for intelligent RAM: IRAM. IEEE Micro. 17(2), 34–44 (1997)
Mahapatra, N.R., Venkatrao, B.: The processor-memory bottleneck: problems and solutions. Comput. Archit. 3, 2–5 (1999)
Kurian, G., Devadas, S., Khan, O.: Locality-aware data replication in the last-level cache. In: 20th International Symposium on High Performance Computer Architecture, pp. 1–12. IEEE Press, New York (2014)
Gupta, S., Gao, H., Zhou, H.: Adaptive cache bypassing for inclusive last level caches. In: 27th International Symposium on Parallel and Distributed Processing, pp. 1243–1253. IEEE Press, New York (2013)
Lee, C.J., Ebrahimi, E., Narasiman, V., Mutlu, O., Patt, Y.N.: DRAM-aware last-level cache replacement. Technical report, High Performance System Group (2010)
Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufman, San Francisco (1996)
Burger, D.C., Austin, T.M.: The SimpleScalar tool set, version 2.0. Comput. Archit. 25(3), 13–25 (1997)
SPEC CPU2000 Benchmarks. http://www.specbench.org
Acknowledgments
This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2015R1D1A3A01019454).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Choi, H.J., Son, D.O., Kim, J.M. et al. A novel memory management technique for cloud client devices. Cluster Comput 18, 1111–1116 (2015). https://doi.org/10.1007/s10586-015-0470-8
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10586-015-0470-8