Abstract
Many image filtering techniques can be accelerated with compute unified device architecture (CUDA)-based massively parallel implementations. In this paper, we show the major issues on our acceleration techniques, and also its implementation details. We implemented various image filtering operations in our own CUDA kernel programs, and they are combined to build an artifact-detection scheme in PCB board soldering process. We designed our own computational logics on the artifact detection, and finally, the whole system figure out the potential artifact regions. Comparing with the central processing unit-based reference implementation, we show its correctness and feasibility, with much execution speed-ups.
Similar content being viewed by others
References
NVIDIA CUDA home page. http://www.nvidia.com/object/cuda_home_new.html. Accessed 12 Oct 2016
Harris, M.: Optimizing Parallel Reduction in CUDA. NVIDIA, Santa Clara, CA (2016)
Burger, W., Burge, M.: Digital Image Processing. Springer, London (2016)
Aoyama, Y., Nakano, J.: RS/6000 SP: Practical MPI Programming. ITSO, Austin (1999)
Pacheco, P.S.: Parallel Programming with MPI. Morgan Kaufmann, San Francisco (1997)
ARB, O.: OpenMP Application Programming Interface, Version 4.5, OpenMP Architecture Review Board, Erlangen-Nuremberg, Germany, (2015)
NVIDIA: CUDA C Programming Guide. NVIDIA, Santa Clara, CA (2016)
Munshi, A.: The OpenCL Specification, Version 1.0. Khronos OpenCL Working Group (2012)
Reid, H.: Introduction to Statistics. SAGE publications, Los Angeles, CA (2013)
Gonzalez, R.: Digital Image Processing, 3rd edn. Pearson, London, United Kingdom (2014)
Devillard, N.: Fast median search: an ANSI C implementation. http://ndevilla.free.fr/median/median/. Accessed 28 Sep 2016
Huang, T.S., Yang, G.J., Tang, G.Y.: A fast two-dimensional median filtering algorithm. IEEE Trans. Acoust. Speech Signal Process. 27(1) (1979)
Harris, M.: Optimizing Parallel Reduction in CUDA. NVIDIA, Santa Clara, CA (2016)
Kalentev, O., Rai, A., Kemnitz, S., Schneider, R.: Connected component labeling on a 2D grid using CUDA. J. Parallel Distrib. Comput. 71, 615–620 (2011)
Paravecino, F., Kaeli, D.: Accelerated connected component labeling using CUDA framework. Lect. Notes Comput. Sci. 8671, 502–509 (2014)
Acknowledgements
This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (Grant 2016R1D1A3B03935488). This study is partially based upon work supported by Koh Young Technology. The authors thank Mr. Woo-Seok Shin for the first stage experimental works.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Baek, N., Kim, K.J. An artifact detection scheme with CUDA-based image operations. Cluster Comput 20, 749–755 (2017). https://doi.org/10.1007/s10586-017-0760-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10586-017-0760-4