Skip to main content
SpringerLink
Log in

A novel arbitration mechanism for crossbar switch in wireless network-on-chip

  • Published:
Cluster Computing Aims and scope Submit manuscript

Abstract

Wireless network-on-chip (WiNoC) has been introduced as an efficient communication paradigm that can provide high bandwidth and low latency wireless links among long-distance cores. However, the increase of demand for using these shared wireless links and the presence of few numbers of these channels on a chip leads to port contention in WiNoCs. This problem increases the average packet latency as well as the network latency. Therefore, a fair arbitration mechanism is required to eliminate port contention in wireless routers (WRs) and improve the utility of the output port. In this study, we propose a new arbitration mechanism for crossbar switch that can fairly allocate the port priorities based on the current traffic load and the wireless channel bandwidth. The simulation results under synthetic traffic patterns show that the proposed arbitration scheme reduces the average latency and improves the network throughput compared to round robin-based WiNoC.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. L. Benini and G. De Micheli, “Networks on chip: a new paradigm for systems on chip design,” in Design, Automation, and Test in Europe Conference and Exhibition, 2002. Proceedings, 2002, pp. 418-419: IEEE.

  2. Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: A performance evaluation. IEEE Transactions on Computers 58(1), 32–45 (2009)

    Article  MathSciNet  MATH  Google Scholar 

  3. Shacham, A., Bergman, K., Carloni, L.P.: Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers 57(9), 1246–1260 (2008)

    Article  MathSciNet  Google Scholar 

  4. D. DiTomaso, A. Kodi, S. Kaya, and D. Matolak, “iWISE: Inter-router wireless scalable express channels for network-on-chips (NoCs) architecture,” in High-Performance Interconnects (HOTI), 2011 IEEE 19th Annual Symposium on, 2011, pp. 11-18: IEEE.

  5. DiTomaso, D., Kodi, A., Matolak, D., Kaya, S., Laha, S., Rayess, W.: A-WiNoC: Adaptive wireless network-on-chip architecture for chip multiprocessors. IEEE Transactions on Parallel and Distributed Systems 26(12), 3289–3302 (2015)

    Article  Google Scholar 

  6. Ouyang, Y., Li, Z., Xing, K., Huang, Z., Liang, H., Li, J.: Design of Low-Power WiNoC with Congestion-Aware Wireless Node. Journal of Circuits, Systems, and Computers 27(09), 1850148 (2018)

    Article  Google Scholar 

  7. Deb, S., Ganguly, A., Pande, P.P., Belzer, B., Heo, D.: Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2(2), 228–239 (2012)

    Article  Google Scholar 

  8. Lin, J.-J., Wu, H.-T., Su, Y., Gao, L., Sugavanam, A., Brewer, J.E.: Communication using antennas fabricated in silicon integrated circuits. IEEE Journal of solid-state circuits 42(8), 1678–1687 (2007)

    Article  Google Scholar 

  9. Kempa, K., et al.: Carbon nanotubes as optical antennae. Advanced Materials 19(3), 421–426 (2007)

    Article  Google Scholar 

  10. S.-B. Lee et al., “A scalable micro wireless interconnect structure for CMPs,” in Proceedings of the 15th annual international conference on Mobile computing and networking, 2009, pp. 217-228: ACM.

  11. W.-H. Hu, C. Wang, and N. Bagherzadeh, “Design and analysis of a mesh-based wireless network-on-chip,” in Parallel, Distributed and Network-Based Processing (PDP), 2012 20th Euromicro International Conference on, 2012, pp. 483-490: IEEE.

  12. Dehghani, A., RahimiZadeh, K.: Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems. Journal of Parallel and Distributed Computing 123, 100–117 (2019)

    Article  Google Scholar 

  13. J. Murray, P. Wettin, P. P. Pande, and B. Shirazi, Sustainable wireless network-on-chip architectures. Morgan Kaufmann, 2016.

  14. Bahrami, B., Jamali, M.A.J., Saeidi, S.: A demand-based structure for the architecture of wireless networks-on-chip. Wireless Personal Communications 96(1), 455–473 (2017)

    Article  Google Scholar 

  15. Chidella, K.K., Asaduzzaman, A.: A novel Wireless Network-on-Chip architecture with distributed directories for faster execution and minimal energy. Computers & Electrical Engineering 65, 18–31 (2018)

    Article  Google Scholar 

  16. Vijayakumaran, V., Yuvaraj, M.P., Mansoor, N., Nerurkar, N., Ganguly, A., Kwasinski, A.: CDMA enabled wireless network-on-chip. ACM Journal on Emerging Technologies in Computing Systems (JETC) 10(4), 28 (2014)

    Google Scholar 

  17. Deb, S., et al.: Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects. IEEE Transactions on Computers 62(12), 2382–2396 (2013)

    Article  MathSciNet  Google Scholar 

  18. Zhao, D., Wang, Y.: SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computers 57(9), 1230–1245 (2008)

    Article  MathSciNet  MATH  Google Scholar 

  19. Palesi, M., Collotta, M., Mineo, A., Catania, V.: An efficient radio access control mechanism for wireless network-on-chip architectures. Journal of Low Power Electronics and Applications 5(2), 38–56 (2015)

    Article  Google Scholar 

  20. Abadal, S., Torrellas, J., Alarcón, E., Cabellos-Aparicio, A.: OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture. IEEE Transactions on Parallel & Distributed Systems 1, 1–1 (2018)

    Google Scholar 

  21. Rezaei, A., Daneshtalab, M., Zhao, D.: CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era. Microprocessors and Microsystems 52, 23–33 (2017)

    Article  Google Scholar 

  22. S. M. Mamaghani and M. A. J. Jamali, “A load-balanced congestion-aware routing algorithm based on time interval in wireless network-on-chip,” Journal of Ambient Intelligence and Humanized Computing, pp. 1-14, 2018.

  23. Noghondar, A.F., Reshadi, M., Bagherzadeh, N.: Reducing bypass-based network-on-chip latency using priority mechanism. IET Computers & Digital Techniques 12(1), 1–8 (2017)

    Article  Google Scholar 

  24. R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, “Application-aware prioritization mechanisms for on-chip networks,” in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009, pp. 280-291: ACM.

  25. Rahmati, D., Sarbazi-Azad, H.: Classified Round Robin: A Simple Prioritized Arbitration to Equip Best Effort NoCs With Effective Hard QoS. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37(1), 257–269 (2018)

    Article  Google Scholar 

  26. Bashizade, R., Sarbazi-Azad, H.: P2R2: Parallel pseudo-round-Robin arbiter for high performance NoCs. Integration, the VLSI Journal 50, 173–182 (2015)

    Article  Google Scholar 

  27. Liu, Y., Jin, J., Lai, Z.: A dynamic adaptive arbiter for Network-on-Chip. Journal of Microelectronics, Electronic Components, and Materials 43(2), 111–118 (2013)

    Google Scholar 

  28. Catania, V., Mineo, A., Monteleone, S., Palesi, M., Patti, D.: cycle-accurate network on chip simulation with noxim. ACM Transactions on Modeling and Computer Simulation (TOMACS) 27(1), 4 (2016)

    Article  Google Scholar 

  29. A. Mineo, M. Palesi, G. Ascia, and V. Catania, “An adaptive transmitting power technique for energy-efficient mm-wave wireless NoCs,” in Design, Automation, and Test in Europe Conference and Exhibition (DATE), 2014, 2014, pp. 1-6: IEEE.

  30. Farhad Rad, Midia Reshadi, Ahmad Khademzadeh, “A survey and taxonomy of congestion control mechanisms in wireless network on chip,” Journal of Systems Architecture, Volume 108, 2020, 101807, ISSN 1383-7621.

  31. Mohtavipour, S. M., Mollajafari, M., & Naseri, A, “ A novel packet exchanging strategy for preventing HoL-blocking in fat-trees,” Cluster Computing, 2019, pp: 1-22.

  32. Mortazavi, Seyed Hassan, Reza Akbar, Farshad Safaei, and Amin Rezaei. “A fault-tolerant and congestion-aware architecture for wireless networks-on-chip,” Wireless Networks 25, no. 6, 2019, pp: 3675-3687, https://doi.org/10.1007/s11276-019-01962-3.

  33. Yazdanpanah, F., AfsharMazayejani, R., Alaei, M., Rezaei, A., Daneshtalab, M.: An energy-efficient partition-based XYZ-planar routing algorithm for a wireless network-on-chip. The Journal of Supercomputing 75(2), 837–861 (2019)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran

    Farhad Rad & Midia Reshadi

  2. Education and International Scientific Cooperation Department, Iran Telecommunication Research Center, Tehran, Iran

    Ahmad Khademzadeh

Authors
  1. Farhad Rad
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Midia Reshadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ahmad Khademzadeh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Midia Reshadi.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Rad, F., Reshadi, M. & Khademzadeh, A. A novel arbitration mechanism for crossbar switch in wireless network-on-chip. Cluster Comput 24, 1185–1198 (2021). https://doi.org/10.1007/s10586-020-03142-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10586-020-03142-x

Keywords

Search

Navigation