Skip to main content
Log in

Moduli Set Selection and Cost Estimation for RNS-Based FIR Filter and Filter Bank Design

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

Moduli selection is one of the most important issues in the implementation of systems that make use of residue number systems. In this paper, we describe a software tool that assists system designers in moduli selection for the design of RNS-based FIR filters and filter banks. According to some filter specification parameters, the software tool constructs valid moduli sets and calculates their estimated implementations cost in terms of delay, area and power consumption based on results obtained in logic synthesis. Moduli set that is most suitable for the user requirements is selected, together with the estimated cost, to be the output. Outputs of the software tool also indicate that certain level of trade-off among delay, area and power consumption exists for the RNS-based filter and filter bank implementation by using different moduli sets.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Hiasat, A. A. High-Speed and Reduced Area Modular Adder Structures for RNS. IEEE Trans. on Computers, vol. 51, no. 1, Jan. 2002.

  2. Hiasat, A. A. and H. S. Abdel-Aty-Zohdy. Residue-to-Binary Arithmetic Converter for the Moduli Set 2k, 2k-1, 2k-1−1. IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, no.2, Feb. 1998.

  3. Jenkins, W. K., and B. J. Leon. The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters. IEEE Trans. on Circuits and Systems, vol. CAS-24, pp. 191–201, 1977.

    Google Scholar 

  4. Jullien, G. A. Residue Number Scaling and Other Operations Using ROM Arrays. IEEE Trans. On Computers, vol. C-27, pp. 325–326, Apr. 1978.

    Google Scholar 

  5. Kaluri, K., W. F. Leong, K.-H. Tan, L. Johnson, and M. Soderstrand. Comparison of RNS and Optimized FIR Digital Filters in Xilinx FPGA’s. In Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, 2001, vol. 1, pp. 438–441.

  6. Piestrak, S. J. Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders. IEEE Trans. on Computers, vol. 423, no. 1. Jan. 1994.

  7. Pourbigharaz, F., and H. M. Yassine. Simple Binary to Residue Transformation with Respect to 2m+1 Moduli. IEE Proceedings on Circuits Devices and Systems, vol. 141, no. 6, pp. 522–526, 1994.

  8. Premkumar, A. B. An RNS to Binary Converter in 2n+1, 2n, 2n−1 Moduli Set. IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 7, pp. 480–482, 1992.

    Google Scholar 

  9. Soderstrand, M. A., W. K. Jenkins, G. A. Jullien, and F. J. Taylor (Eds), Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press, New York, 1986.

    Google Scholar 

  10. Soudris, D., K. Sgouropoulos, K. Tatas, V. Pavlidis, and A. Thanailakis, A methodology for implementing FIR filters and CAD tool development for design RNS-based systems. In Proceedings of International Symposium on Circuits and Systems, 2003.

  11. Vinod, A. P., E. M.-K. Lai, A. B. Premkumar, and C. T. Lau. A reconfigurable multi-standard channelizer using QMF trees for software radio receivers. In Proceedings of IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, Beijing, China, 2003.

  12. Vinod, A. P., and A. B. Premkumar. A Memoryless Reverse Converter for The 4-Moduli Super Set {2n+1, 2n, 2n−1, 2n+1−1 }. Journal of Circuit, Systems and Computers, vol. 2, nos. 1/2, 2000.

  13. Wang, Y., X. Song, M. Aboulhamid, and H. Shen. Adder Based Residue to Binary Number Converters for (2n+1, 2n, 2n−1). IEEE Trans. on Signal Processing, vol. 50, no. 7, pp. 1772–1779, 2002.

    Google Scholar 

  14. Wang, W., M. N. S. Swamy, and M. O. Ahmad. Moduli selection in RNS for efficient VLSI implementation. In Proceedings of International Symposium on Circuits and Systems, 2003.

  15. Zimmermann, R. Efficient VLSI Implementation of Modulo (2k± 1) Addition and Multiplication. In Proceedings of 14th IEEE Symposium on Computer Arithmetic, Adelaide, Australia, Apr., 1999, pp. 158– 167.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Edmund M.-K. Lai.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Liu, Y., Lai, E.MK. Moduli Set Selection and Cost Estimation for RNS-Based FIR Filter and Filter Bank Design. Des Autom Embed Syst 9, 123–139 (2004). https://doi.org/10.1007/s10617-005-1186-4

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10617-005-1186-4

Keywords

Navigation