Skip to main content
SpringerLink
Log in

Signal multiplexing approach to improve inter-FPGA bandwidth of prototyping platform

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

Multi-FPGA boards suffer from the limited bandwidth between FPGAs due to the limited number of I/Os. Indeed, when partitioning a design into multi-FPGA platform, the number of inter-FPGA signals is bigger than the number of available tracks on the board. These signals should be routed using a time-division-multiplexing technique in order to spare the FPGA I/Os which lowers the system frequency. The way in which the signals are routed and sent between each pair of FPGA affects the performance of the prototyping system. In this paper, we propose a routing methodology to route all the cut nets based on the selection of signals which are qualified/unqualified for multiplexing. After defining a routing path for each inter-FPGA signals, dedicated IOSERDES are inserted into the sending and receiving FPGA to speed up the transmission of the signals. This new approach improves the system frequency by an average of 11 % compared to a common approach based on obstacle avoidance. In addition, the fact of using IOSERDES based IP improves the system frequency by an average of 250 % compared to multiplexer based IP.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Santarini M (2005) ASIC prototyping: make versus buy. EDN, 21 November 2005

  2. http://en.wikipedia.org/wiki/Pentium_FDIV_bug

  3. http://techreport.com/news/13721/chip-problemlimits-supply-of-quad-core-opterons

  4. Huang C, Yin Y, Hsu C (2011) SoC HW/SW verification and validation. In: Proceedings of the 16th Asia and South Pacific design automation conference (ASP-DAC), IEEE, Yokohama, 25–28 January 2011, pp 297–300

  5. Doug A, Lesea A, Richter R (2011) FPGA-based prototyping methodology manual. Synopsys, San Jose

    Google Scholar 

  6. Kuon I, Rose J (2006) Measuring the gap between FPGAs and ASICs. In: International symposium on field-programmable gate array, February 2006

  7. Krupnova H (2004) Mapping multi-million gate socs on FPGAs: industrial methodology and experience. In: Proceedings of design, automation and test in Europe conference and exhibition, vol. 2. Dresden, pp 1236–1241

  8. Asaad S, Bellofatto R, Brezzo B, Haymes C, Kapur M, Parker B, Roewer T, Saha P, Takken T, Tierno J (2012) A cycle-accurate, cycle reproducible multi-FPGA system for accelerating mutli-core processor simulation. In: Proceedings of the ACM/SIGDA international symposium on field programmable gate arrays, San Jose, pp 153–162

  9. Babb J, Tessier R, Dahl M, Hanono S, Hoki D, Agarwal A (1997) Logic emulation with virtual wires. IEEE Trans Comput Aided Des Integr Circuits Syst 16(6):609626, June 1997

  10. http://www.deepchip.com/items/0517-06.html

  11. Mak W, Wong D (1997) Board-level multiterminal net routing for FPGA-based logic emulation. ACM Trans Des Autom Electron Syst (TODAES) 2(2):151167

    MathSciNet  Google Scholar 

  12. Song X, Hung W, Mishchenko A, Chrzanowska-Jeske M, Kennings A, Coppola A (2003) Board-level multiterminal net assignment for the partial cross-bar architecture. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(3):511514

    Google Scholar 

  13. Ejnioui A, Ranganathan N (2003) Multiterminal net routing for partial crossbar-based multi-FPGA systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(1):7178

    Article  Google Scholar 

  14. Ejnioui A (2003) Routing on field-programmable switch matrices. IEEE Trans Very Large Scale Integr (VLSI) Syst 11(2):283–287

    Article  Google Scholar 

  15. Khalid M (1999) Routing architecture and layout synthesis for multi-FPGA systems. Ph.D. dissertation, University of Toronto

  16. Jain S, Kumar A, Kumar S (2002) Hybrid multi-FPGA board evaluation by limiting multi-hop routing. In: Proceedings of the 13th IEEE international workshop on rapid system prototyping, July 2002, pp 6673

  17. Tessier R et al. (1994) The virtual wires emulation system: a gate-efficient ASIC prototyping environement. In: International workshop on field-programmable gate array, ACM, Berkeley, February 1994

  18. Babb J, Tessier R, Agarwal A (1993) Virtual wires: overcoming pin limitations in FPGA-based logic emulators. In: Proceedings of IEEE workshop FCCM, April 1993, pp 142–151

  19. Inagi M, Takashima Y, Nakamura Y (2009) Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems. In: Proceedings of international conference on the FPL, IEEE, Prague, August 31–September 2 2009, pp 212–217

  20. Inagi M, Takashima Y, Nakamura Y, Takahashi A (2008) Optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA prototyping systems. IEICE Trans Fundam E91A(12):3539–3547

    Article  Google Scholar 

  21. Synopsys FPGA synthesis user guide (2011)

  22. http://www.flexras.com

  23. Cormen TH, Leiserson CE, Rivest RL, Stein C (2001) Introduction to algorithms. MIT Press, Cambridge

    MATH  Google Scholar 

  24. McMurchie L, Ebeling C (1995) PathFinder: a negotiation-based performance-driven router for FPGAs. In: International workshop on field programmable gate array, ACM, New York

  25. Turki M, Marrakchi Z, Mehrez H, Abid M (2013) Iterative routing algorithm of inter-FPGA signals for multi-FPGA prototyping platform. In: 9th international symposium, ARC 2013, Los Angeles, 25–27 March 2013

  26. Turki M, Marrakchi Z, Mehrez H, Abid M (2012) Towards synthetic benchmarks generator for CAD tool evaluation. In: 8th conference on Ph.D. research in microelectronics and electronics (PRIME)

  27. http://www.dinigroup.com/new/products.php

Download references

Acknowledgments

This reaserch paper is made possible through the help and support from the Feder European Grant.

Author information

Authors and Affiliations

  1. LIP6 Laboratory, UPMC University, Paris, France

    Mariem Turki & Habib Mehrez

  2. Flexras Technologies, Paris, France

    Zied Marrakchi

  3. CES Laboratory, Sfax University, Sfax, Tunisia

    Mohamed Abid

Authors
  1. Mariem Turki
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zied Marrakchi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Habib Mehrez
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Mohamed Abid
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mariem Turki.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Turki, M., Marrakchi, Z., Mehrez, H. et al. Signal multiplexing approach to improve inter-FPGA bandwidth of prototyping platform. Des Autom Embed Syst 19, 223–242 (2015). https://doi.org/10.1007/s10617-014-9155-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10617-014-9155-4

Keywords

Search

Navigation