Abstract
Scan-based architectures, though widely used in modern designs, are expensive in power consumption. In this paper, we present a new technique that allows to design power-optimized scan chains under a given routing constraint. The proposed technique is a three-phase process based on clustering and reordering of scan cells in the design. It allows to reduce average power consumption during scan testing. Owing to this technique, short scan connections in scan chains are guaranteed and congestion problems in the design are avoided.
Similar content being viewed by others
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
About this article
Cite this article
Bonhomme, Y., Girard, P., Guiller, L. et al. Power-Driven Routing-Constrained Scan Chain Design. J Electron Test 20, 647–660 (2004). https://doi.org/10.1007/s10677-004-4252-2
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/s10677-004-4252-2