Abstract
An adaptive predictive clock synchronizer for systems on chip incorporating multiple clock domains is presented. The synchronizer takes advantage of the periodic nature of clocks in order to predict potential conflicts in advance, and to conditionally employ an input sampling delay to avoid such conflicts. The result is conflict-free synchronization with maximal throughput and minimal latency. The adaptive predictive synchronizer adjusts automatically to a wide range of clock frequencies, regardless of whether the transmitter is faster or slower than the receiver. The synchronizer also avoids sampling duplicate data or missing any input. A novel method is presented for formal treatment of synchronizers and metastability. Correct operation of the synchronizer is formally proven and verified.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Dally WJ, Poulton JW (1998) Digital systems engineering. Cambridge University Press
Messerschmitt DG (1990) Synchronization in digital system design. IEEE J. Selected Areas in Communication 8(8)
Ginosar R, Kol R (1998) Adaptive synchronization. Proc. ICCD
Dike C, Burton E (1999) Miller and noise effects in a synchronizing Flip-flop. IEEE J. Solid-State Circuits 34(6):849–855
Kinniment DJ, Bystrov A, Yakovlev A (2002) Synchronization circuit performance. IEEE J. Solid-State Circuits 37:202–209
Ginosar R (2003) Fourteen ways to fool your synchronizer. Proc. 9th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC03)
Chelcea T, Nowick SM (2001) Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. Proc. ACM/IEEE Design Automation Conference
Chakraborty A, Greenstreet MR (2003) Efficient self-timed interfaces for crossing clock domains. Proc.9th IEEE Int. Symp. Asynchronous Circuits and Systems (ASYNC’03), pp 78–88
Semiat Y, Ginosar R (2003) Timing Measurements of Synchronization Circuits. Proc. 9th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC’03)
Sarmenta LFG, Pratt GA, Ward SA (1995) Rational clocking. Proc. ICCD, pp 217–228
Gandhi J (2001) Apparatus for fast logic transfer of data across asynchronous clock domains. USA Patent 6,172,540
Dennison LR, Dennison WJ, Xanthopolous D (1995) Low-latency plesiochronous data retiming, Proc.16th Conf. Adv. Res. in VLSI, pp 304–315
Stewart WK, Ward S (1988) A solution to a special case of synchronization problem. IEEE Trans. Comp 37(1)
Moore SW, Taylor GS, Cunningham PA, Mullins RD, Robinson P (2000) Self-Ccalibrating Clocks for Globally Asynchronous Locally Synchronous Systems. Proc. ICCD
International Technology Roadmap for Semiconductors (ITRS)(2001)
Cortadella J, Kishinevsky M, Kondratyev A, Lavagno L, Yakovlev A (1997) Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans Inform Syst E80-D(3):315–325
Clarke EM, Grumberg O, Peled DA (2000) Model checking. The MIT Press
Beer I, Ben-David S, Eisner C, Landver A (1996) RuleBase: An industry-oriented formal verification tool. Design Automation Conference pp 665–660
Kapschitz T, Ginosar R (2005) Formal Verification of Synchronizers. CCIT Tech. Rep. 536, EE Dept., Technion
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Frank, U., Kapshitz, T. & Ginosar, R. A predictive synchronizer for periodic clock domains. Form Method Syst Des 28, 171–186 (2006). https://doi.org/10.1007/s10703-006-7843-9
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10703-006-7843-9