Abstract
Most Systems-on-a-Chips include a custom microprocessor core, and time and resource constraints make the design of such devices a challenging task. This paper presents a simulation-based methodology for the automatic completion and refinement of verification test sets. The approach extends the μGP, an evolutionary test program generator, with the possibility to enhance existing test sets. Already devised test programs are not merely included in the new set, but assimilated and used as a starting point for a new test-program cultivation task. Reusing existing material cuts down the time required to generate a verification test set during the microprocessor design. Experimental results are reported on a small pipelined microprocessor, and show the effectiveness of the approach. Additionally, the use of the proposed methodology enabled to experimentally analyze the relationship of the different code coverage metrics used in the test program generation
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Semiconductor Industry Association, International Technology Roadmap for Semiconductors 2002 Update, http://www.semichips.org/pre_stat.cfm?ID=153
Agrawal V., and Bushnell M., Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers (2000).
Piziali A., Functional Verification Coverage Measurements and Analysis, Kluwer Academic Publishers (2004).
Tasiran S., and Keutzer K. (2001). Coverage Metrics for Functional Validation of Hardware Designs. IEEE Design & Test of Computers 18(4):36–45
J. L. Chien-Nan, C. Chen-Yi, J. Jing-Yang, L. Ming-Chih, and J. Hsing-Ming, A Novel Approach for Functional Coverage Measurement in HDL Circuits and Systems, ISCAS2000: The 2000 IEEE International Symposium on Circuits and Systems, 217–220 (2000).
Shen J., and Abraham J.A., Native Mode Functional Test Generation for Processors with Application to Self Test and Design Validation, International Test Conference, 990–999 (1998).
Utamaphethai N., Blanton R.D., and Shen J.P., Superscalar Microprocessor Validation at the Microarchitecture Level, 12th IEEE International Conference on VLSI Design, 300–305 (1999).
Heath J.R., and Durbha S., Methodology for Synthesis, Testing, and Verification of Pipelined Architecture Processors from Behavioral-Level-Only HDL Code and a Case Study Example, IEEE SoutheastCon, 143–149 (2001).
Corno F., Sánchez E., Sonza Reorda M. and Squillero G. (2004). Automatic Test Program Generation—A Case Study. IEEE Design & Test, Functional Verification and Testbench Generation 21(2):102–109
Corno F., Sanchez E., Sonza Reorda M. and Squillero G. (2004). Code Generation for Functional Validation of Pipelined Microprocessors, Journal of Electronic Testing: Theory and Applications 20(3):269–278
Squillero G. (2005). MicroGP—An Evolutionary Assembly Program Generator. Journal of Genetic Programming and Evolvable Machines. 6(3): 247–263 (September 2005)
Friedberg R.M. (1958). A Learning Machine: Part I. IBM Journal of Research and Development 2(1):2–13
Friedl J., Mastering Regular Expressions, O’Reilly and Associates (2002).
Patterson D.A., and Hennessy J.L., Computer Architecture—A Quantitative Approach, 2nd Ed., Morgan Kaufmann (1996).
Sailer P.M., and Sler P.M., DLX Instruction Set Architecture Handbook, Morgan Kaufmann (1996).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Sánchez, E., Reorda, M.S. & Squillero, G. Efficient Techniques for Automatic Verification-Oriented Test Set Optimization. Int J Parallel Prog 34, 93–109 (2006). https://doi.org/10.1007/s10766-005-0005-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10766-005-0005-7