Skip to main content

Advertisement

Log in

Self-Checking Voter for High Speed TMR Systems

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper we address the problem of faults possibly affecting voters of TMR systems and making them provide incorrect majority data, thus making the adoption of the TMR technique useless. We consequently instantiate the need for self-checking voting schemes and propose a new CMOS self-checking voter that, compared to alternate self-checking solutions, features the advantage of being faster, while requiring comparable power consumption and a small increase in area overhead.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. 2003 International Technology Roadmap for Semiconductors. http://public.itrs.net/.

  2. W.C. Carter and P.R. Schneider, “Design of Dynamically Checked Computers,” in Proc. IFIP ‘68, Edinburgh, Scotland, 1968, pp. 878–883.

  3. A. Casimiro, M. Simoes, M. Santos, I. Teixeira, and J.P. Teixeira, “Experiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs,” in Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, 1993, pp. 109–116.

  4. J.M. Cazeaux, D. Rossi, and C. Metra. “New High Speed CMOS Self-Checking Voter,” in Proc. of IEEE Int. On-Line Testing Symp., 2004, pp. 58–63.

  5. A. Dharchoudhury, S. Kang, H. Cha, and J.H. Patel, Fast Timing Simulation of Transient Faults in Digital Circuits, 1994.

  6. M. Favalli and C. Metra, “TMR Voting in the Presence of Crosstalk Faults at the Voter Inputs,” IEEE Trans. on Reliability, Sep. 2004, pp. 342–348.

  7. H. Hao and E.J. McCluskey, “Resistive Shorts Within CMOS Gates,” in Proc. of IEEE Int. Test Conf., 1991, pp. 292–301.

  8. J.H. Lala and R.E. Harper, “Architectural Principles for Safety-Critical Real-Time Applications,” in Proc. of the IEEE, 1994, pp. 25–40.

  9. H. Mahmoodi-Meimand and K. Roy. “A Leakage-Tolerant High Fan-in Dynamic Circuit Design,” in Proc. of IEEE Int. Systems-on-Chip Conf., 2003, pp. 117–120.

  10. C. Metra, “Majority logic,” The Encyclopedia of Electrical and Electronic Engineering, New York: Wiley & Sons, 1999, pp. 317–322.

    Google Scholar 

  11. C. Metra, M. Favalli, and B. Riccò, “Compact and Low Power Self-Checking Voting Scheme,” in Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 1997, pp. 137–145.

  12. C. Metra, M. Favalli, and B. Riccò, “On-line Self-Testing Voting and Detecting Schemes for TMR Systems,” J. of Microelectronic Systems Integration, Dec. 1997, pp. 261–273.

  13. S. Mitra and E.J. McCluskey, “Word-Voter: A New Voter Design for Triple Modular Redundant Systems,” in Proc. of IEEE VLSI Test Symp., 2000, pp. 465–470.

  14. S. Mitra, N.M. Saxena, and E.J. McCluskey, “A Design Diversity Metric and Analysis of Redundant Systems,” IEEE Trans. Comput., 2002, pp. 498–510.

  15. J.V. Neumann, “Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components,” in Automata Studies, C.E. Shannon and J. Mc Carthy (Eds.), Ann. of Math. Studies 34, Princeton N.J.: Princeton Univ. Press, 1956, pp. 43–98.

  16. M. Nicolaidis and B. Courtois, “Strongly Code Disjoint Checkers,” IEEE Trans. Comput., pp. 751–756 1988.

  17. M. Omana, D. Rossi, and C. Metra, “Model for Transient Fault Susceptibility of Combinational Circuits,” J. of Electronic Testing: Theory and Applications (JETTA), pp. 501–509, Oct. 2004.

  18. D.K. Pradhan, Fault Tolerant Computing: Theory and Techniques, Englewood Cliffs, NJ: Prentice-Hall International, 1986.

    Google Scholar 

  19. R. Rodriguez-Montanes, E.M.J.G. Bruls, and J. Figueras, “Bridging Defect Resistance Measurements in a CMOS Process,” in Proc. of IEEE Int. Test Conf., 1992, pp. 892–899.

  20. V.R. Sar-Dessai and D.M.H. Walker, “Resistive Bridge Fault Modeling, Similation and Test Generation,” in Proc. of IEEE Int. Test Conf., 1999, pp. 596–605.

  21. J. Shen, W. Maly, and F. Ferguson, “Inductive Fault Analysis of MOS Integrated Circuits,” IEEE Design & Test of Computers, pp. 26–33, Dec. 1985.

  22. K.G. Shin and H. Kim, “A Time Redundancy Approach to TMR Failures Using Fault-State Likelihoods,” IEEE Trans. Comput., pp. 1151–1162, Oct. 1994.

  23. C.E. Stroud. “Reliability of Majority Voting Based VLSI Fault-Tolerant Circuits,” IEEE Trans. on VLSI Systems, pp. 516–521, Dec. 1994.

  24. L. Wang, R.K. Krishnamurthy, K. Soumyanath, and N.R. Shanbhag, “An Energy-Efficient Leakage-Tolerant Dynamic Circuit Technique,” in Proc. of IEEE Int. ASIC-SOC Conf., 2000, pp. 221–225.

  25. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994.

  26. F.L. Yang and R.A. Saleh. “Simulation and Analysis of Transient Faults in Digital Circuits,” IEEE J. of Solid State Circuit, March 1992, pp. 258–264.

Download references

Author information

Authors and Affiliations

Authors

Additional information

José Manuel Cazeaux received his degree in Electronic Engineering from the University of Mar del Plata (Argentina) in 2002. In 2003 he was awarded a MADESS grant and joined the Electronics Department of the University of Bologna, where he is currently working towards his PhD in Electronic Engineering and Computer Science. His research interests are fault modeling, on-line testing and fault-tolerance techniques. He is a IEEE Student Member of the Computer Society.

Daniele Rossi obtained the degree in Electronic Engineering from the University of Bologna in 2001. He is currently working towards his PhD in Electronic Engineering and Computer Science at the same University. His research interests include on-line testing and fault-tolerance techniques, with particular focus on coding techniques for fault tolerant and low power buses and for crosstalk effects minimization. He is a Member of the IEEE Computer Society.

Cecilia Metra obtained the degree in Electronic Engineering and the PhD degree in Electronic Engineering and Computer Science from the University of Bologna (Italy). Currently, she is an Associate Professor in Electronics at the University of Bologna (Italy). From 1998 to 2001, she has also been Visiting Scholar at the University of Washington, Seattle (USA), while in 2002 she has been Visiting Faculty Consultant for Intel, Santa Clara (CA). She is General Co-Chair of “The IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems” 2005 and Program Co-Chair of the “IEEE Int. On-Line Testing Symposium” 2005. She has been Program Co-Chair of the “IEEE Int. On-Line Testing Symposium”, 2004, 2003, Program Co-Chair/General Co-Chair of the “IEEE Int. On-Line Testing Workshop”, 2002, 2001 and “The IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems”, 1998, 1999. She is/has been Member of the Technical Program Committee of several International Conferences. She is an Associate Editor for the IEEE Transactions on Computers and a Member of the Editorial Board of the Journal of Electronic Testing: Theory and Applications (Springer) and of the Microelectronics Journal (Elsevier Science). Her research interests are in the field of fault-tolerance, with particular emphasis on modular redundant systems, on-line testing techniques, error recovery and correction, fault analysis and modeling, concurrent diagnosis. She is a Member of the IEEE Computer Society.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Cazeaux, J.M., Rossi, D. & Metra, C. Self-Checking Voter for High Speed TMR Systems. J Electron Test 21, 377–389 (2005). https://doi.org/10.1007/s10836-005-0838-4

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-005-0838-4

Keywords

Navigation