Abstract
Crossbar architectures are one approach to molecular electronic circuits for memory and logic applications. However, currently feasible manufacturing technologies for molecular electronics introduce numerous defects so insisting on defect-free crossbars would give unacceptably low yields. Instead, increasing the area of the crossbar provides enough redundancy to implement circuits in spite of the defects. We identify reliability thresholds in the ability of defective crossbars to implement boolean logic. These thresholds vary among different implementations of the same logical formula, allowing molecular circuit designers to trade-off reliability, circuit area, crossbar geometry and the computational complexity of locating functional components. We illustrate these choices for binary adders. For instance, one adder implementation yields functioning circuits 90% of the time with 30% defective crossbar junctions using an area only 1.8 times larger than the minimum required for a defect-free crossbar. We also describe an algorithm for locating a combination of functional junctions that can implement an adder circuit in a defective crossbar.
Similar content being viewed by others
References
J.G. Brown and R.D. Blanton, “CAEN–BIST: Testing the Nanofabric,” in Proceedings of International Test Conference (ITC2004), 2004, pp. 462–471.
Y. Chen and R.S. Williams, Nanoscale Patterning for the Formation of Extensive Wires. US Patent 6,294,450, September 25 2001.
Y. Chen et al., “Nanoscale Molecular-switch Crossbar Circuits,” Nanotechnology, vol. 14, pp. 462–468, 2003.
C.P. Collier et al., “Electronically Configurable Molecular-based Logic Gates,” Science, vol. 285, pp. 391–394, 1999.
L.P. Cordella et al., “An Improved Algorithm for Matching Large Graphs,” in Proceedings of the 3rd IAPR-TC-15 Intl. Workshop on Graph-based Representations, 2001, pp. 149–159.
A. DeHon, “Array-based Architecture for FET-based Nanoscale Electronics,” IEEE Trans. Nanotechnology, vol. 2, pp. 23–32, 2003.
A. DeHon and H. Naeimi, “Seven Strategies for Tolerating Highly Defective Fabrication,” IEEE Des. Test Comput., vol. 22, pp. 306–315, July–August 2005.
A. DeHon, P. Lincoln, and J.E. Savage, “Stochastic Assembly of Sublithographic Nanoscale Interfaces,” IEEE Trans. Nanotechnology, vol. 2, pp. 165–174, 2003.
A. DeHon, S.C. Goldstein, P.J. Kuekes, and P. Lincoln, “Nonphotolithographic Nanoscale Memory Density Prospects,” IEEE Trans. Nanotechnology, vol. 4, pp. 215–228, 2005.
Y. El-Sonbaty and M.A. Ismail, “A Graph-decomposition Algorithm for Graph Optimal Monomorphism,” in A.F. Clark, editor, Proceedings of the 8th British Machine Vision Conference (BMVC97), 1997.
P. Erdos and A. Renyi, “On the Evolution of Random Graphs,” Publ. Math. Inst. Hung. Acad. Sci., vol. 5, pp. 17–61, 1960.
E. Friedgut and G. Kalai, “Every Monotone Graph Property has a Sharp Threshold,” Proc. Am. Math. Soc., vol. 124, no. 10, pp. 2993–3002, 1996.
A. Goel, S. Rai, and B. Krishnamachari, “Monotone Properties of Random Geometric Graphs have Sharp Thresholds,” Ann. Appl. Probab., vol. 15, pp. 2535–2552, 2005.
S. Goldstein and M. Budiu, “Nanofabrics: Spatial Computing Using Molecular Electronics,” in Proceedings of the 28th Intl. Symposium on Computer Architecture (ISCA), 2001, pp. 178–191.
J.R. Heath, P.J. Kuekes, G.S. Snider, and R.S. Williams, “A Defect-tolerant Computer Architecture: Opportunities for Nanotechnology,” Science, vol. 280, pp. 1716–1721, 1998.
T. Hogg and G. Snider, “Defect-tolerant Adder Circuits with Nanoscale Crossbars,” IEEE Trans. Nanotechnology, vol. 5, pp. 97–100, 2006.
T. Hogg, B.A. Huberman, and C.P. Williams, editors. Frontiers in Problem Solving: Phase Transitions and Complexity, volume 81, Amsterdam: Elsevier, 1996 (special issue of Artificial Intelligence).
T. Hogg, Y. Chen, and P. Kuekes, “Assembling Nanoscale Circuits with Randomized Connections,” IEEE Trans. Nanotechnology, vol. 5, pp. 110–122, 2006.
Y. Huang et al., “Logic Gates and Computation from Assembled Nanowire Building Blocks,” Science, vol. 294, pp. 1313–1317, 2001.
P. Kuekes, Molecular Crossbar Latch. US Patent 6,586,965, 1 July 2003.
P.J. Kuekes and R.S. Williams, Demultiplexer for a Molecular Wire Crossbar Network. US Patent 6,256,767, 3 July 2001.
P.J. Kuekes, R.S. Williams, and J.R. Heath, Molecular Wire Crossbar Memory. US Patent 6,128,214, 3 Oct. 2000.
P.J. Kuekes, R.S. Williams, and J.R. Heath, Molecular-wire Crossbar Interconnect (MWCI) for Signal Routing and Communications. US Patent 6,314,019, 6 Nov. 2001.
P.J. Kuekes, D.R. Stewart, and R.S. Williams, “The Crossbar Latch: Logic Value Storage, Restoration, and Inversion in Crossbar Circuits,” J. Appl. Physi., vol. 97, p. 034301, 2005.
N.A. Melosh et al., “Ultrahigh-density Nanowire Lattices and Circuits,” Science, vol. 300, pp. 112–115, 2003.
E.M. Palmer, Graphical Evolution: An Introduction to the Theory of Random Graphs. New York: Wiley, 1985.
R.M.P. Rad and M. Tehranipoor, “SCT: An Approach for Testing and Configuring Nanoscale Devices,” in Proceedings of the 24th IEEE VLSI Test Symposium (VTS06), 2006, pp. 370–377.
S.K. Shukla and R.I. Bahar, editors. Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation. Norwell, MA: Kluwer, 2004.
SIVALab, VF Graph Matching Library. University of Naples “Federico II,” 2001.
M. Stan, P. Franzon, S. Goldstein, J. Lach, and M. Ziegler, Molecular Electronics: From Devices and Interconnect to Circuits and Architecture,” Proc. IEEE, vol. 91, pp. 1940–1957, 2003.
D.B. Strukov and K.K. Likharev, “CMOL FPGA: A Reconfigurable Architecture for Hybrid Digital Circuits with Two-terminal Nanodevices,” Nanotechnology, vol. 16, pp. 888–900, 2005.
J. von Neumann, “Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components,” in C.E. Shannon and J. McCarthy, editors, Automata Studies, volume 34 of Ann. of Math. Stud., Princeton University Press, 1956, pp. 43–98.
Z. Wang and K. Chakrabarty, “Using Built-in Self-test and Adaptive Recovery for Defect Tolerance in Molecular Electronics-based Nanofabrics,” in Proceedings of International Test Conference (ITC2005), pp. 477–486, 2005.
M.M. Ziegler and M.R. Stan, “Design and Analysis of Crossbar Circuits for Molecular Nanoelectronics,” in Proceedings 2nd IEEE Conference on Nanotechnology (NANO-2002), pp. 323–327, 2002.
Author information
Authors and Affiliations
Corresponding author
Additional information
Editor: M. Tehranipoor
Rights and permissions
About this article
Cite this article
Hogg, T., Snider, G. Defect-tolerant Logic with Nanoscale Crossbar Circuits. J Electron Test 23, 117–129 (2007). https://doi.org/10.1007/s10836-006-0547-7
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-006-0547-7