Skip to main content
SpringerLink
Log in

Towards Nanoelectronics Processor Architectures

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper, we focus on reliability, one of the most fundamental and important challenges, in the nanoelectronics environment. For a processor architecture based on the unreliable nanoelectronic devices, fault tolerance schemes are required so as to ensure the basic correctness of any computation. Since any fault tolerance approach demands redundancy either in the form of time or hardware, reliability needs to be considered in conjunction with the performance and hardware tradeoffs. We propose a new computational model for the nanoelectronics based processor architectures, that provides flexible fault tolerance to deal with the high and time varying faults. The model guarantees the correctness of instruction executions, while dynamically balancing hardware and performance overheads. The correctness of every instruction is confirmed by multiple execution instances through a hybrid hardware-time redundancy approach. To achieve high system performance, multiple unconfirmed computation branches are exploited in a speculative manner. Hardware resource growth that these speculative computations entail is controlled so that the utilization of hardware is balanced between the two competing goals of performance and fault tolerance. In addition, we examine the impact on the proposed computational model of other nanoelectronic characteristics such as the necessity for localization of interconnections and the regularity of nanofabric structures on the proposed computational model. We set up an experimental framework to validate the effectiveness of the proposed scheme as well as to investigate multiple tradeoff points within the proposed approach. Simulation data confirm that the proposed computational model achieves the goal of providing flexible fault tolerance under a wide range of fault occurrence rates, while at the same time guaranteeing high system performance and efficient utilization of hardware resources.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. P. Agrawal, “Fault Tolerance in Multiprocessor Systems without Dedicated Redundancy,” IEEE Trans. Comput., vol. 37, pp. 358–362, March 1988.

    Article  Google Scholar 

  2. T.M. Austin, “DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design,” in ACM/IEEE Annual Symposium on Microarchitecture, pp. 196–207, 1999.

  3. P. Avouris, J. Appenzeller, R. Martel, and S. Wind, “Carbon Nanotube Electronics,” Proc. I.E.E.E., vol. 91, no. 11, pp. 1772–1784, 2003.

    Google Scholar 

  4. P. Beckett and A. Jennings, “Towards Nanocomputer Architecture,” in Asia-Pacific Computer System Architecture Conference, pp. 141–150, 2002.

  5. R.B. Blahut, Algebraic Codes for Data Transmission, Cambridge, UK: Cambridge University Press, 2002.

    Google Scholar 

  6. A. Dahbura, K. Sabnani, and W. Henry, “Spare Capacity as a Means of Fault Detection and Diagnosis in Multiprocessor Systems,” IEEE Trans. Comput., vol. 38, no. 6, pp. 881–891, June 1989.

    Article  Google Scholar 

  7. A. DeHon, “Array-Based Architecture for FET-Based, Nanoscale Electronics,” IEEE Transactions on Nanotechnology, vol. 2, no. 1, pp. 23–32, 2003.

    Article  MathSciNet  Google Scholar 

  8. A. DeHon, “Nanowire-Based Programmable Architectures,” ACM JETC, vol. 1, no. 2, pp. 109–162, 2005.

    Article  MathSciNet  Google Scholar 

  9. European Commission, Technology Roadmap for Nanoelectronics, 2001.

  10. M. Forshaw, R. Stadler, D. Crawley, and K. Nikolic, “A Short Review of Nanoelectronic Architectures,” Nanotechnology, vol. 15, pp. 220–223, 2004.

  11. S.C. Goldstein and M. Budiu, “NanoFabrics: Spatial Computing Using Molecular Electronics,” Proc. ISCA, pp. 178–191, 2001.

  12. S.C. Goldstein, M. Budiu, M. Mishra, and G. Venkataramani, “Reconfigurable Computing and Electronic Nanotechnology,” Proc. IEEE ASAP, pp. 132–143, 2003.

  13. M.A. Gomaa, C. Scarbrough, T.N. Vijaykumar, and I. Pomeranz, “Transient-Fault Recovery for Chip Multiprocessors,” IEEE Micro, vol. 23, no. 6, pp. 76–83, November/December 2003.

    Article  Google Scholar 

  14. J. Han and P. Jonker, “A System Architecture Solution for Unreliable Nanoelectronic Devices,” IEEE Transactions on Nanotechnology, vol. 1, no. 4, pp. 201–208, December 2002.

    Article  Google Scholar 

  15. J. Han, J. Gao, Y. Qi, P. Jonker, and J.A.B. Fortes, “Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics,” IEEE Des. Test Comput., vol. 22, no. 4, pp. 328–339, July–August 2005.

    Article  Google Scholar 

  16. J.R. Heath, P.J. Kuekes, G.S. Snider, and S. Williams, “A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology,” Science, vol. 280, pp. 1716–1721, June 1998.

    Article  Google Scholar 

  17. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, San Francisco, CA: Morgan Kaufmann, Third Edition, 2002.

    MATH  Google Scholar 

  18. Y. Huang, X. Duan, Y. Cui, L.J. Jauhon, K. Kim, and C.M. Lieber, “Logic Gates and Computation from Assembled Nanowire Building Blocks,” Science, vol. 294, pp. 1313–1317, November 2001.

    Article  Google Scholar 

  19. ITRS, International Technology Roadmap for Semiconductors Emerging Research Devices, 2004.

  20. B. Izadi and F. Ozguner, “Enhanced Cluster k-Ary n-Cube, A Fault-Tolerant Multiprocessor,” IEEE Trans. Comput., vol. 52, no. 11, pp. 1443–1453, November 2003.

    Article  Google Scholar 

  21. T. Juhnke and H. Klar, “Calculation of the Soft Error Rate of Submicron CMOS Logic Circuits,” IEEE J. Solid-state Circuits, vol. 30, no. 7, pp. 830–834, July 1995.

    Article  Google Scholar 

  22. T. Karnik, P. Hazucha, and J. Patel, “Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes,” IEEE Trans. Dependable and Secure Computing, vol. 1, pp. 128–143, April–June 2004.

    Article  Google Scholar 

  23. Y.G. Krieger, “Molecular Electronics: Current State and Future Trends,” J. Struct. Chem., vol. 34, pp. 896–904, 1993.

    Article  Google Scholar 

  24. P.J. Kuekes, D.R. Stewart, and R.S. Williams, “The Crossbar Latch: Logic Value Storage, Restoration, and Inversion in Crossbar Circuits,” J. Appl. Physi., vol. 97, no. 3, pp. 034301, July 2005.

    Article  Google Scholar 

  25. P.K. Lala, Self-Checking and Fault-Tolerant Digital Design, San Francisco, CA: Morgan Kaufmann, 2000.

    Google Scholar 

  26. C.S. Lent, P.D. Tougaw, W. Porod, and G.H. Bernstein, “Quantum Cellular Automata,” Nanotechnology, vol. 4, pp. 49–57, 1993.

    Article  Google Scholar 

  27. G. Manimaran and C.S.R. Murthy, “A Fault-Tolerant Dynamic Scheduling Algorithm for Multiprocessor Real-Time Systems and Its Analysis,” IEEE Trans. Parallel Distrib. Syst., vol. 9, pp. 1137–1152, Nov 1998.

    Article  Google Scholar 

  28. P. Mazumder, S. Kulkarni, M. Bhattacharya, J.P. Sun, and G.I. Haddad, “Digital Circuit Applications of Resonant Tunneling Devices,” Proc. I.E.E.E., vol. 86, no. 4, pp. 664–686, April 1998.

    Google Scholar 

  29. M.S. Montemerlo, J.C. Love, G.J. Opitech, D.G. Gordon, and J.C. Ellenbogen, Technologies and Designs for Electronic Nanocomputers, Mclean, VA: MITRE, July 1996.

    Google Scholar 

  30. J. von Neumann, “Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components,” C. Shannon and J. McCarthy (eds), Automata Studies, Princeton, NJ: Princeton University Press, 1956.

    Google Scholar 

  31. K. Nikolic, A. Sadek, and M. Forshaw, “Architectures for Reliable Computing with Unreliable Nanodevices,” IEEE-NANO, pp. 254–259, 2001.

  32. K. Nikolic, A. Sadek, and M. Forshaw, “Fault-tolerant Techniques for Nanocomputers,” Nanotechnology, vol. 13, pp. 357–362, 2002.

    Article  Google Scholar 

  33. J.H. Patel and L.Y. Fung, “Concurrent Error Detection in ALUs by Recomputing with Shifted Operands,” IEEE Trans. Comput., vol. 31, pp. 589–592, December 1982.

    MATH  Google Scholar 

  34. D.K. Pradhan and N.H. Vaidya, “Roll-Forward Checkpointing Scheme: A Novel Fault-Tolerant Architecture,” IEEE Trans. Comput., vol. 43, pp. 1163–1174, October 1994.

    Article  MATH  Google Scholar 

  35. R. Rubin and A. DeHon, “Nanowire-based Sublithographic Programmable Logic Arrays,” FPGA, pp. 123–132, 2004.

  36. P. Shivakuma, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, “Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,” DSN, pp. 1112–1119, 2002.

  37. G. Snider and W. Robinett, “Crossbar Demultiplexers for Nanoelectronics Based on n-Hot Codes,” IEEE Transactions on Nanotechnology, vol. 4, pp. 249–254, 2005.

    Article  Google Scholar 

  38. G. Snider, P.J. Kuekes, and R.S. Williams, “CMOS-like Logic in Defective, Nanoscale Crossbars,” Nanotechnology, vol. 15, pp. 881–891, Aug 2004.

    Article  Google Scholar 

  39. D.B. Strukov and K.K. Likharev, “CMOL FPGA: A Reconfigurable Architecture for Hybrid Digital Circuits with Two-terminal Nanodevices,” Nanotechnology, vol. 16, pp. 888–900, Apr 2005.

    Article  Google Scholar 

  40. D.B. Strukov and K.K. Likharev, “A Reconfigurable Architecture for Hybrid CMOS/Nanodevice Circuits,” ACM FPGA, pp. 131–140, 2006.

  41. S. Tridandapani, A.K. Somani, and U.R. Sandadi, “Low Overhead Multiprocessor Allocation Strategies Exploiting System Spare Capacity for Fault Detection and Location,” IEEE Trans. Comput., vol. 44, pp. 865–877, July 1995.

    Article  MATH  Google Scholar 

  42. K.Wu and R. Karri, “Algorithm Level RE-computing with Shifted Operands—A Register Transfer Level Concurrent Error Detection Technique,” ITC, pp. 971–978, 2000.

Download references

Author information

Authors and Affiliations

  1. University of California, San Diego, La Jolla, San Diego, CA, USA

    Wenjing Rao & Alex Orailoglu

  2. Polytechnic University, New York, NY, USA

    Ramesh Karri

Authors
  1. Wenjing Rao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alex Orailoglu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Ramesh Karri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Wenjing Rao.

Additional information

Editor: M. Tehranipoor

Rights and permissions

Reprints and permissions

About this article

Cite this article

Rao, W., Orailoglu, A. & Karri, R. Towards Nanoelectronics Processor Architectures. J Electron Test 23, 235–254 (2007). https://doi.org/10.1007/s10836-006-0555-7

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-006-0555-7

Keywords

Search

Navigation