Abstract
We present an efficient built-in self-test (BIST) architecture for testing and diagnosing stuck-at faults, delay faults, and bridging faults in FPGA interconnect resources. The BIST structure contains self-enabling test pattern generators, self-configurable switch matrices, and response analyzers that all work together and reprogram themselves without any external intervention. This eliminates downloading configuration bitstreams into the FPGA after the start of testing and, hence, reduces test time. Our technique requires only six different switch matrix configurations to test the interconnect, which is fewer than prior methods, while retaining good diagnostic resolution. The area overhead to add self-configurable test structures to Xilinx FPGAs is as low as 0.5%.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Abramovici and C. Stroud, “BIST-Based Delay-Fault Testing in FPGAs,” Proc. Int’l On-Line Testing Workshop, 2002, pp. 131–134.
M. Abramovici and C. Stroud, “BIST-Based Delay Fault Testing in Field Programmable Gate Arrays,” J. Electronic Testing: Theory & Applications, vol. 19, no. 5, pp. 549–558, 2003.
E. Chmelar, “FPGA Interconnect Delay Fault Testing,” Proc. Int’l Test Conf., 2003, pp. 1239–1247.
J. Liu and S. Simmons, “BIST-Diagnosis of Interconnect Fault Locations in FPGAs,” Proc. Canadian Conf. on Electrical and Computer Engineering, 2003, pp. 207–210.
S. McCracken and Z. Zilic, “FPGA Test Time Reduction Through a Novel Interconnect Testing Scheme,” Proc. ACM Int’l Symp. on Field Programmable Gate Arrays, 2002, pp. 136–144.
M. Renovell, J. Figueras, and Y. Zorian, “Test of RAM-Based FPGAs: Methodology and Application to Interconnect,” Proc. IEEE VLSI Test Symp., 1997, pp. 230–237.
M. Renovell, J. Portal, J. Figueras, and Y. Zorian, “Testing the Interconnect of RAM-Based FPGAs,” IEEE Design & Test of Computers, vol. 15, no. 1, pp. 45–50, 1998.
C. Stroud, A Designer’s Guide to Built-In Self-Test, Boston: Kluwer, 2002.
C. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici, “Built-In Self-Test of FPGA Interconnect,” Proc. IEEE Int’l Test Conf., 1998, pp. 404–411.
C. Stroud, K. Leach, and T. Slaughter, “BIST for Xilinx 4000 and Spartan Series FPGAs: A Case Study,” Proc. IEEE Int’l Test Conf., 2003, pp. 1258–1268.
X. Sun, J. Xu, B. Chan, and P. Trouborst, “novel Technique for Built-In Self-Test of FPGA Interconnects,” Proc. IEEE Int’l Test Conf., 2000, pp. 795–803.
M. Tahoori, “Testing for Resistive Open Defects in FPGAs,” Proc. IEEE Int’l Conf. on Field-Programmable Technology, 2002, pp. 332–335.
M. Tahoori and S. Mitra, “Techniques and Algorithms for Fault Grading of FPGA Interconnect Test Configurations,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 2, pp. 261–272, 2004.
S.-J. Wang and C.-N. Huang, “Testing and Diagnosis of Interconnect Structures in FPGAs,” Proc. IEEE Asian Test Symp., 1998, pp. 283–287.
Author information
Authors and Affiliations
Corresponding author
Additional information
Editor: J. Figueras
Rights and permissions
About this article
Cite this article
Smith, J., Xia, T. & Stroud, C. An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults. J Electron Test 22, 239–253 (2006). https://doi.org/10.1007/s10836-006-9319-7
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-006-9319-7