Abstract
Single event transient (SET) fault analysis is usually performed through digital simulation at the gate level. However, this method cannot be used for large fault injection campaigns, since gate level simulation is quite slow. In this paper, we propose an approach to build an FPGA based SET emulator, which implements a quantized delay model of the circuit under evaluation. Experimental results demonstrate that the quantized delay model produces accurate results and can be easily captured in an FPGA. The proposed approach can be automated to increase SET fault analysis performance by three orders of magnitude with respect to simulation.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Aguirre Echanove MA, Baena V, Tombs J, Violante M (2006) A new approach to estimate the effect of Single Event Transients in Complex Circuits”, Radiation Effects on Components and Systems workshop (RADECS), Athens
Alexandrescu D, Anghel L, Nicolaidis M (2002) New methods for evaluating the impact of single event transients in VDSM Ics. IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems
Antoni L, Leveugle R, Feher B (2002) Using run-time reconfiguration for fault injection in HW Prototypes. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 245–253
Baze M, Buchner S (1997) Attenuation of single event induced pulses in CMOS combinational logic. IEEE Trans Nucl Sci 44(6):2217, doi:10.1109/23.659038
Berrojo L, Corno F, Entrena L, González I, López C, Sonza M et al (2002) An industrial environment for high-level fault-tolerant structures insertion and validation. IEEE VLSI Test Symposium. Monterrey, California (USA), May
Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M (2001) FPGA-based fault injection techniques for fast evaluation of fault tolerance in vlsi circuits. forum on programmable logic (FPL). Belfast, Northern Ireland. United Kingdom. August
Cha H, Rudnick E, Patel J, Iyer R, Choi G (1996) A gate-level simulation environment for alpha-particle-induced transient faults. IEEE Trans Comput 45(11):1248–1256
Gadlage MJ, Schrimpf RD, Benedetto JM, Eaton PH, Mavis DG, Sibley M et al (2004) Single event transient pulsewidths in digital microcircuits. IEEE Trans Nucl Sci 51(6):3285, doi:10.1109/TNS.2004.839174
Jenn E, Arlat J, Rimen M, Ohlsson J, Karlsson J (1994) Fault injection into VHDL models: the MEFISTO tool. International Symp. on Fault Tolerant Computing, pp 66–75
Joe Hass K, Jody W (1999) Gambles, “Single Event Transients in Deep Submicron CMOS”, Midwest Symposium on Circuits and Systems
López-Ongil C, García-Valderas M, Portela-García M, Entrena L (2007) Autonomous fault emulation: a new FPGA-based acceleration system for hardness evaluation. IEEE Trans Nucl Sci 54(1):252–261, doi:10.1109/TNS.2006.889115
Sonza Reorda M, Violante M (2003) Accurate and efficient analysis of single event transients in VLSI circuits. IEEE International On-Line Testing Symposium (IOLTS), pp 101–105
Violante M (2003) Accurate single-event-transient analysis via zero-delay logic simulation. IEEE Trans Nucl Sci 50(6):2113–2118, doi:10.1109/TNS.2003.820729
Virtex-4 User Guide, UG070 (v2.2) April 10, Xilinx, 2007, pp. 191–195
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editors: C. Bolchini and Y.-B. Kim
Rights and permissions
About this article
Cite this article
García Valderas, M., Entrena, L., Fernández Cardenal, R. et al. SET Emulation Under a Quantized Delay Model. J Electron Test 25, 107–116 (2009). https://doi.org/10.1007/s10836-008-5081-3
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-008-5081-3