Abstract
The paper deals with context-oriented codes for concurrent error detection. We consider a fault model for which, in the presence of a fault, the values on the circuit’s output are arbitrary. This model allows one to design an error detection code without analyzing sensitive parts or error cones in the synthesized circuit. Conventional coding schemes are based on a one-to-one mapping between an original output vector (information word) and a codeword. In this paper, we introduce a different approach, which we call one-to-many coding. In one-to-many code, each codeword comprises a predefined set of words. The functional unit is referred to as an encoder enabling each activation to map an information word to a different word. This flexible mapping system results in a lower implementation cost of the functional unit and its checker.












Similar content being viewed by others
References
Almukhaizim S, Drineas P, Makris Y (2006) Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines. IEEE Trans Comput-Aided Des Integr Circuits Syst 25(8):1547–1554
Berger JM (1961) A note on error detection codes for asymmetric channels. Inf Control 4:68–73
Blaum M, Roth RM (1993) New array codes for multiple phased burst correction. IEEE Trans Inf Theory 39(1):66–77
Bose B, Lin DJ (1985) Systematic unidirectional error-detecting codes. IEEE Trans Comput 34:1026–1032
Choudhury MR, Mohanram K (2008) Approximate logic circuits for low overhead, non-intrusive concurrent error detection. In: Proceedings of DATE 2008, pp 903–908
Cole R, Ost K, Schirra S (2001) Edge coloring bipartite multigraphs in O(E log D) time. Combinatorica 21:5–12
Cover TM, Thomas JA (1964) Elements of information theory. Wiley-Interscience, 1991. Inf Control 7:485–507
Jha NK, Wang SJ (1993) Design and synthesis of self-checking VLSI circuits IEEE Trans CAD 12(6):878-887
Kaushik De, Natarajan C, Nair D, Banerjee P (1994) RSYN: a system for automated synthesis of reliable multilevel circuits. IEEE Trans VLSI Syst 2(2):186–195
Keren O, Levin I, Ostrovsky V, Abramov B (2008) Arbitrary error detection in combinational circuits by using partitioning. In: The 23rd IEEE international symposium on defect and fault tolerance in VLSI systems (DFT’08), pp 361–369
Keren O, Litsyn S (1997) A class of array codes correcting multiple column erasures. IEEE Trans Inf Theory 43(6):1843–1851
Konig D (1916) Uber graphen und ihre anwendung auf determinantentheorie und mengenlehre. Math Ann 77:453–465
Kubalik P, Fiser P, Kubatova H (2006) Fault tolerant system design method based on self-checking circuits. In: Proceedings of the 12th IEEE international on-line testing symposium, pp 185–186
Lala P (2000) Self-checking and fault-tolerant digital design. Morgan Kaufmann, San-Francisco
Levin I, Karpovsky M (1998) On-line self-checking of microprogram control units. In: The 4-th IEEE international on-line testing workshop, Capri, pp 153–159
MacWilliams FJ, Sloane NJA (1977) The theory of error-correcting codes. North-Holland, Amsterdam
Ostrovsky V, Levin I (2005) Implementation of concurrent checking circuits by independent sub-circuits. In: Proceedings of 20th IEEE international symposium on defect and fault tolerance in VLSI systems (DFT’05), pp 343–351
Ostrovsky V, Levin I, Keren O, Abramov B (2007) Designing concurrent checking circuits by using partitioning. International Journal of Highly Reliable Electronic System Design 1(1):1–11
Saposhnikov VV, Morosov A, Saposhnikov VlV, Gossel M (1996) Design of self-checking unidirectional combinational circuits with low area overhead. In: Proceeding of the 2nd IEEE international on-line testing workshop, pp 56–67
Saposhnikov VV, Morosov A, Saposhnikov VlV, Gossel M (1998) A new design method for self-checking unidirectional combinational circuits. J Electron Test Theory Appl 12:41–53
Schrijver A (1998) Bipartite edge coloring in O(Δm) time. SIAM J Comput 28:841–846
Smith JE (1984) On separable unordered codes. IEEE Trans Comput 33(8):741–743
Sogomonyan ES (1974) Design of built-in self-checking monitoring circuits for combinational devices. Autom Remote Control 35(2):280–289
Touba NA, McCluskey EJ (1997) Logic synthesis of multilevel circuits with concurrent error detection. IEEE Trans Comput-Aided Des Integr Circuits Syst 16:783–789
Vemu R, Jas A, Abraham JA, Patil S, Galivanche R (2008) A low-cost concurrent error detection technique for processor control logic. In: Proc. of design, automation and test in Europe (DATE), pp 897–902
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: N. A Touba
Rights and permissions
About this article
Cite this article
Keren, O. One-to-Many: Context-Oriented Code for Concurrent Error Detection. J Electron Test 26, 337–353 (2010). https://doi.org/10.1007/s10836-009-5139-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-009-5139-x